| /src/sys/dev/mii/ |
| gentbi.c | 116 rv = (*mii->mii_readreg)(parent, ma->mii_phyno, MII_EXTSR, &extsr);
178 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| glxtphy.c | 136 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| rdcphy.c | 122 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| ukphy.c | 144 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| gphyter.c | 146 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| ihphy.c | 145 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| ikphy.c | 139 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| mii.h | 301 #define MII_EXTSR 0x0f /* Extended status register */
|
| etphy.c | 176 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| micphy.c | 243 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| ciphy.c | 129 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| ipgphy.c | 132 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| jmphy.c | 113 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| igphy.c | 168 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| makphy.c | 212 rv = PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| atphy.c | 210 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| rgephy.c | 159 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| mcommphy.c | 581 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| brgphy.c | 273 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| /src/sys/arch/arm/amlogic/ |
| gxlphy.c | 183 PHY_READ(sc, MII_EXTSR, &sc->mii_extcapabilities);
|
| /src/sys/dev/pci/ |
| if_ale.c | 143 case MII_EXTSR:
184 case MII_EXTSR:
|
| if_cas.c | 1793 case MII_EXTSR:
|
| if_sip.c | 3358 case MII_EXTSR:
|
| if_alc.c | 213 if ((sc->alc_flags & ALC_FLAG_FASTETHER) != 0 && reg == MII_EXTSR) {
|
