HomeSort by: relevance | last modified time | path
    Searched refs:MIPS32 (Results 1 - 25 of 64) sorted by relevancy

1 2 3

  /src/sys/arch/mips/mips/
loongson2_subr.S 6 #undef MIPS32
mips32r2_subr.S 6 #undef MIPS32
mips3_subr.S 6 #undef MIPS32
mips64_subr.S 6 #undef MIPS32
mips64r2_subr.S 6 #undef MIPS32
mips_stacktrace.c 93 #ifdef MIPS32
155 #if defined(MIPS32) /* MIPS32 family (mips-III CPU) */
161 #endif /* MIPS32 */
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/netbsd/sys/
link_elf.d 29 version (MIPS32)
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/dragonflybsd/sys/
link_elf.d 38 version (MIPS32)
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/freebsd/sys/
link_elf.d 36 version (MIPS32)
  /src/sys/arch/mips/include/
locore.h 62 #define MIPS32 1
69 #if (MIPS1 + MIPS3 + MIPS4 + MIPS32 + MIPS32R2 + MIPS64 + MIPS64R2) == 0
70 #error at least one of MIPS1, MIPS3, MIPS4, MIPS32, MIPS32R2, MIPS64, or MIPS64R2 must be specified
75 || defined(MIPS32) || defined(MIPS32R2) \
79 #if !defined(MIPS32) && !defined(MIPS32R2)
158 #define CPU_MIPS_NO_WAIT 0x00200 /* Inverse of previous, for mips32/64 */
170 #if ((MIPS1 + MIPS3 + MIPS4 + MIPS32 + MIPS32R2 + MIPS64 + MIPS64R2) == 1) || defined(_LOCORE)
220 #elif defined(MIPS32)
730 /* pre-MIPS32/64 */
735 /* MIPS32/64 *
    [all...]
cpuregs.h 156 # if (MIPS1 + MIPS3 + MIPS32 + MIPS64) == 0
163 #elif (MIPS32 + MIPS64) > 0
288 #define MIPS3_SR_NMI 0x00080000 /* MIPS32/64 */
484 * MIPS32/MIPS64 (and some MIPS3) dedicated interrupt vector.
604 #define MIPS_COP_0_WATCH_LO1 _(18), 1 /* MIPS32/64 optional */
606 #define MIPS_COP_0_WATCH_HI1 _(19), 1 /* MIPS32/64 optional */
617 /* MIPS32/64 */
834 #if (MIPS3 + MIPS4 + MIPS32 + MIPS32R2 + MIPS64 + MIPS64R2) == 0 && MIPS1 != 0
840 #if (MIPS3 + MIPS4 + MIPS32 + MIPS32R2 + MIPS64 + MIPS64R2) != 0 && MIPS1 == 0
942 * CPU processor revision IDs for company ID == 0 (non mips32/64 chips
    [all...]
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/linux/
epoll.d 24 version (MIPS32) version = MIPS_Any;
dlfcn.d 17 version (MIPS32) version = MIPS_Any;
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/linux/sys/
auxv.d 14 version (MIPS32) version = MIPS_Any;
eventfd.d 18 version (MIPS32) version = MIPS_Any;
inotify.d 32 version (MIPS32) version = MIPS_Any;
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/
vararg.d 27 version (MIPS32) version = MIPS_Any;
  /src/external/lgpl3/gmp/dist/mpn/mips32/
umul.asm 1 dnl MIPS32 umul_ppmm -- longlong.h support.
add_n.asm 1 dnl MIPS32 mpn_add_n -- Add two limb vectors of the same length > 0 and store
lshift.asm 1 dnl MIPS32 mpn_lshift -- Left shift.
mul_1.asm 1 dnl MIPS32 mpn_mul_1 -- Multiply a limb vector with a single limb and store
rshift.asm 1 dnl MIPS32 mpn_rshift -- Right shift.
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/posix/
setjmp.d 105 else version (MIPS32)
346 else version (MIPS32)
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/core/sys/posix/sys/
msg.d 23 version (MIPS32) version = MIPS_Any;
  /src/external/gpl3/gcc.old/dist/libphobos/libdruntime/gcc/unwind/
generic.d 132 else version (MIPS32) private enum __aligned__ = 8;

Completed in 51 milliseconds

1 2 3