HomeSort by: relevance | last modified time | path
    Searched refs:OP_PREDEC (Results 1 - 6 of 6) sorted by relevancy

  /src/external/gpl3/gdb/dist/sim/h8300/
h8300-sim.h 66 OP_PREDEC, /* Register indirect w/pre-decrement. */
compile.c 808 p->type = X (OP_PREDEC, OP_SIZE (q->how));
1039 case OP_PREDEC:
1237 case X (OP_PREDEC, SB): /* Register indirect w/pre-decr: byte. */
1244 case X (OP_PREDEC, SW): /* Register indirect w/pre-decr: word. */
1251 case X (OP_PREDEC, SL): /* Register indirect w/pre-decr: long. */
1428 case X (OP_PREDEC, SB): /* Register indirect w/pre-decr, byte. */
1437 case X (OP_PREDEC, SW): /* Register indirect w/pre-decr, word. */
1446 case X (OP_PREDEC, SL): /* Register indirect w/pre-decr, long. */
  /src/external/gpl3/gdb.old/dist/sim/h8300/
h8300-sim.h 66 OP_PREDEC, /* Register indirect w/pre-decrement. */
compile.c 808 p->type = X (OP_PREDEC, OP_SIZE (q->how));
1039 case OP_PREDEC:
1237 case X (OP_PREDEC, SB): /* Register indirect w/pre-decr: byte. */
1244 case X (OP_PREDEC, SW): /* Register indirect w/pre-decr: word. */
1251 case X (OP_PREDEC, SL): /* Register indirect w/pre-decr: long. */
1428 case X (OP_PREDEC, SB): /* Register indirect w/pre-decr, byte. */
1437 case X (OP_PREDEC, SW): /* Register indirect w/pre-decr, word. */
1446 case X (OP_PREDEC, SL): /* Register indirect w/pre-decr, long. */
  /src/external/gpl3/gdb/dist/sim/d10v/
simops.c 45 OP_PREDEC,
347 case OP_PREDEC:
403 case OP_PREDEC:
2752 trace_input ("st", OP_REG, OP_PREDEC, OP_VOID);
2857 trace_input ("st2w", OP_DREG, OP_PREDEC, OP_VOID);
  /src/external/gpl3/gdb.old/dist/sim/d10v/
simops.c 45 OP_PREDEC,
347 case OP_PREDEC:
403 case OP_PREDEC:
2752 trace_input ("st", OP_REG, OP_PREDEC, OP_VOID);
2857 trace_input ("st2w", OP_DREG, OP_PREDEC, OP_VOID);

Completed in 37 milliseconds