HomeSort by: relevance | last modified time | path
    Searched refs:PSR_SVC32_MODE (Results 1 - 18 of 18) sorted by relevancy

  /src/sys/arch/arm/arm/
fiq_subr.S 58 cps #PSR_SVC32_MODE
cpufunc.c 2047 if ((frame->tf_spsr & PSR_MODE) == PSR_SVC32_MODE) {
2124 (frame->tf_spsr & PSR_MODE) == PSR_SVC32_MODE)
2138 if ((frame->tf_spsr & PSR_MODE) == PSR_SVC32_MODE) {
2187 if ((frame->tf_spsr & PSR_MODE) == PSR_SVC32_MODE) {
2243 (frame->tf_spsr & PSR_MODE) == PSR_SVC32_MODE)
2314 if ((frame->tf_spsr & PSR_MODE) == PSR_SVC32_MODE) {
armv6_start.S 647 orr r0, r0, #(PSR_SVC32_MODE)
656 cpsid if, #PSR_SVC32_MODE // SVC32 with no interrupts
  /src/sys/arch/evbarm/imx31/
imx31lk_start.S 51 cpsid if, #PSR_SVC32_MODE
  /src/sys/arch/arm/arm32/
locore.S 154 cpsid if, #PSR_SVC32_MODE
158 orr r2, r2, #(PSR_SVC32_MODE)
fault.c 698 tf->tf_spsr |= PSR_SVC32_MODE;
  /src/sys/arch/arm/ofw/
ofw_irq.S 441 * spsr // gets (I32_bit | PSR_SVC32_MODE)
444 mov r1, #(I32_bit | PSR_SVC32_MODE)
450 orr r3, r3, #(PSR_SVC32_MODE)
  /src/sys/arch/hpcarm/hpcarm/
locore.S 60 orr r4, r4, #(PSR_SVC32_MODE)
198 orr r2, r2, #(PSR_SVC32_MODE)
  /src/sys/arch/arm/include/arm32/
frame.h 283 cmp r0, #(PSR_SVC32_MODE) ;\
438 SET_CPSR_MODE(r2, PSR_SVC32_MODE)
443 cmp r2, #(PSR_SVC32_MODE); /* were we in SVC mode? */ \
  /src/sys/arch/evbarm/armadaxp/
armadaxp_start.S 69 cpsid if, #PSR_SVC32_MODE
  /src/sys/arch/evbarm/mpcsa/
mpcsa_start.S 79 msr CPSR_c,#I32_bit | F32_bit | PSR_SVC32_MODE
  /src/sys/arch/evbarm/stand/board/
s3c2410_vector.S 68 orr r0, r0, #(I32_bit|F32_bit|PSR_SVC32_MODE)
s3c2800_vector.S 100 orr r0, r0, #(I32_bit|F32_bit|PSR_SVC32_MODE)
  /src/sys/arch/acorn32/stand/boot32/
start.S 238 orr r6, r6, #PSR_SVC32_MODE /* go to 32 bit supervisor mode */
  /src/sys/arch/arm/xscale/
pxa2x0_apm_asm.S 193 mov r1, #(PSR_SVC32_MODE | I32_bit | F32_bit)
375 mov r1, #(PSR_SVC32_MODE | I32_bit | F32_bit)
  /src/sys/arch/evbarm/armadillo/
armadillo9_start.S 43 mov r0, #(PSR_SVC32_MODE | I32_bit | F32_bit)
  /src/sys/arch/evbarm/gemini/
gemini_start.S 127 orr r0, r0, #(I32_bit | F32_bit | PSR_SVC32_MODE)
  /src/sys/arch/arm/include/
armreg.h 88 #define PSR_SVC32_MODE 0x00000013

Completed in 22 milliseconds