HomeSort by: relevance | last modified time | path
    Searched refs:SCI_CSR_DREQ (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/arch/amiga/dev/
wstsc.c 223 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
224 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
260 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
261 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
307 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
308 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
327 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) ==
360 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
361 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
375 while (!(*sci_csr & SCI_CSR_DREQ))
    [all...]
mlhsc.c 201 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
202 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
237 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
238 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
288 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
289 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
316 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
317 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
336 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) ==
ivsc.c 211 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
212 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
248 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
249 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
295 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
296 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
315 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) ==
otgsc.c 204 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
205 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
251 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
252 (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
271 while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) ==
scireg.h 144 #define SCI_CSR_DREQ 0x40 /* r: DMA request */
  /src/sys/arch/mac68k/include/
scsi_5380.h 140 #define SCI_CSR_DREQ 0x40 /* r: DMA request */
  /src/sys/dev/ic/
ncr5380reg.h 159 #define SCI_CSR_DREQ 0x40 /* r: DMA request */
  /src/sys/dev/podulebus/
hcsc.c 235 (SCI_CSR_DREQ | SCI_CSR_PHASE_MATCH)) ==
236 (SCI_CSR_DREQ | SCI_CSR_PHASE_MATCH))
356 & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH))
357 != SCI_CSR_DREQ)
oak.c 233 if ((status & (SCI_CSR_DREQ | SCI_CSR_PHASE_MATCH)) ==
234 (SCI_CSR_DREQ | SCI_CSR_PHASE_MATCH))
376 & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH))
377 != SCI_CSR_DREQ)
  /src/sys/arch/mac68k/dev/
sbc.c 135 if ((*sc->sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH))
136 == (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
158 if ((*sc->sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH))
159 == (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
222 else if (((csr & ~(SCI_CSR_DREQ | SCI_CSR_ATN | SCI_CSR_ACK)) == (SCI_CSR_PERR | SCI_CSR_INT | SCI_CSR_PHASE_MATCH)) &&

Completed in 15 milliseconds