HomeSort by: relevance | last modified time | path
    Searched refs:SOC15_REG_FIELD (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v9_4.c 128 SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, SEC_COUNT),
129 SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, DED_COUNT) },
131 SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, SEC_COUNT),
132 SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, DED_COUNT) },
134 SOC15_REG_FIELD(DC_EDC_STATE_CNT, SEC_COUNT_ME1),
135 SOC15_REG_FIELD(DC_EDC_STATE_CNT, DED_COUNT_ME1) },
138 SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, SEC_COUNT_ME1),
139 SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, DED_COUNT_ME1) },
142 SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, SEC_COUNT_ME1),
143 SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, DED_COUNT_ME1) }
    [all...]
amdgpu_mmhub_v9_4.c 673 SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),
674 SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),
677 SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),
678 SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),
681 SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),
682 SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),
685 SOC15_REG_FIELD(MMEA0_EDC_CNT, RRET_TAGMEM_SEC_COUNT),
686 SOC15_REG_FIELD(MMEA0_EDC_CNT, RRET_TAGMEM_DED_COUNT),
689 SOC15_REG_FIELD(MMEA0_EDC_CNT, WRET_TAGMEM_SEC_COUNT),
690 SOC15_REG_FIELD(MMEA0_EDC_CNT, WRET_TAGMEM_DED_COUNT)
    [all...]
amdgpu_mmhub_v1_0.c 570 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMRD_CMDMEM_SEC_COUNT),
571 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMRD_CMDMEM_DED_COUNT),
574 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_CMDMEM_SEC_COUNT),
575 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_CMDMEM_DED_COUNT),
578 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_DATAMEM_SEC_COUNT),
579 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, DRAMWR_DATAMEM_DED_COUNT),
582 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, RRET_TAGMEM_SEC_COUNT),
583 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, RRET_TAGMEM_DED_COUNT),
586 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, WRET_TAGMEM_SEC_COUNT),
587 SOC15_REG_FIELD(MMEA0_EDC_CNT_VG20, WRET_TAGMEM_DED_COUNT)
    [all...]
amdgpu_gfx_v9_0.c 5642 SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, SEC_COUNT),
5643 SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, DED_COUNT)
5646 SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, SEC_COUNT),
5647 SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, DED_COUNT)
5650 SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, COUNT_ME1),
5654 SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, COUNT_ME2),
5658 SOC15_REG_FIELD(CPF_EDC_TAG_CNT, SEC_COUNT),
5659 SOC15_REG_FIELD(CPF_EDC_TAG_CNT, DED_COUNT)
5662 SOC15_REG_FIELD(CPG_EDC_DMA_CNT, ROQ_COUNT),
5666 SOC15_REG_FIELD(CPG_EDC_DMA_CNT, TAG_SEC_COUNT)
    [all...]
soc15.h 84 #define SOC15_REG_FIELD(reg, field) reg##__##field##_MASK, reg##__##field##__SHIFT
amdgpu_sdma_v4_0.c 270 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_UCODE_BUF_SED),
274 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_RB_CMD_BUF_SED),
278 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_IB_CMD_BUF_SED),
282 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_UTCL1_RD_FIFO_SED),
286 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_UTCL1_RDBST_FIFO_SED),
290 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_DATA_LUT_FIFO_SED),
294 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF0_SED),
298 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF1_SED),
302 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF2_SED),
306 SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF3_SED)
    [all...]

Completed in 19 milliseconds