| Home | Sort by: relevance | last modified time | path |
| /src/sys/arch/arm/nvidia/ | |
| tegra_ahcisatareg.h | 121 #define TEGRA_T_SATA0_CHX_PHY_CTRL2_CDR_CNTL_GEN1 __BITS(7,0) |
| tegra_ahcisata.c | 313 __SHIFTIN(0x23, TEGRA_T_SATA0_CHX_PHY_CTRL2_CDR_CNTL_GEN1)); |