HomeSort by: relevance | last modified time | path
    Searched refs:UVD_MPC_SET_MUXB0__VARB_4__SHIFT (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v1_0.c 836 (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));
1019 (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0xFFFFFFFF, 0);
amdgpu_vcn_v2_0.c 808 (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0, indirect);
932 (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));
amdgpu_vcn_v2_5.c 816 (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0, indirect);
959 (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 523 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x00000018
uvd_4_2_sh_mask.h 508 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
uvd_5_0_sh_mask.h 540 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
uvd_6_0_sh_mask.h 542 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
uvd_7_0_sh_mask.h 622 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 1129 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
vcn_2_0_0_sh_mask.h 2635 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
vcn_2_5_sh_mask.h 2870 #define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18

Completed in 103 milliseconds