HomeSort by: relevance | last modified time | path
    Searched refs:UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v1_0.c 703 | 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
718 | 1 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
756 | 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
amdgpu_vcn_v2_0.c 676 | 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
691 | 1 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
730 | 2 << UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 36 #define UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT 0xe
vcn_2_0_0_sh_mask.h 1469 #define UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT 0xe
vcn_2_5_sh_mask.h 1472 #define UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT 0xe

Completed in 64 milliseconds