HomeSort by: relevance | last modified time | path
    Searched refs:UVD_POWER_STATUS__UVD_POWER_STATUS_MASK (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v2_5.c 764 ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);
908 ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);
1279 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1292 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1359 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK,
1360 ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);
1386 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1417 UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON, UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
amdgpu_vcn_v1_0.c 744 data &= ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK;
1170 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1187 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1232 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1262 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1288 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1323 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
amdgpu_vcn_v2_0.c 718 data &= ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK;
1049 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1062 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1156 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
1188 UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 588 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000001L
uvd_4_2_sh_mask.h 745 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x1
uvd_5_0_sh_mask.h 929 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x3
uvd_6_0_sh_mask.h 917 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x3
uvd_7_0_sh_mask.h 38 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000003L
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 82 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000003L
vcn_2_0_0_sh_mask.h 1519 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000003L
vcn_2_5_sh_mask.h 1522 #define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000003L

Completed in 47 milliseconds