HomeSort by: relevance | last modified time | path
    Searched refs:VGA_HDP_CONTROL (Results 1 - 15 of 15) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
avivod.h 55 #define VGA_HDP_CONTROL 0x328
cikd.h 437 #define VGA_HDP_CONTROL 0x328
sid.h 76 #define VGA_HDP_CONTROL 0x328
radeon_evergreen.c 2677 save->vga_hdp_control = RREG32(VGA_HDP_CONTROL);
2849 WREG32(VGA_HDP_CONTROL, save->vga_hdp_control);
2876 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
radeon_rv770.c 1037 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
radeon_r600.c 1357 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
radeon_si.c 4170 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
radeon_cik.c 5319 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gmc_v7_0.c 286 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
amdgpu_gmc_v9_0.c 1337 WREG32_FIELD15(DCE, 0, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
amdgpu_gmc_v8_0.c 477 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
amdgpu_dce_v10_0.c 456 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
458 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
amdgpu_dce_v11_0.c 472 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
474 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
amdgpu_dce_v8_0.c 389 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
391 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
sid.h 78 #define VGA_HDP_CONTROL 0xCA

Completed in 152 milliseconds