HomeSort by: relevance | last modified time | path
    Searched refs:VISLANDS30_IV_SRCID_D1_V_UPDATE_INT (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/ivsrcid/
ivsrcid_vislands30.h 32 #define VISLANDS30_IV_SRCID_D1_V_UPDATE_INT 7 // 0x07
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/irq/dce110/
amdgpu_irq_service_dce110.c 345 case VISLANDS30_IV_SRCID_D1_V_UPDATE_INT:
  /src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/
amdgpu_dm.c 2209 for (i = VISLANDS30_IV_SRCID_D1_V_UPDATE_INT; i <= VISLANDS30_IV_SRCID_D6_V_UPDATE_INT; i += 2) {

Completed in 17 milliseconds