NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched refs:VLINE_ACK (Results 1 - 11 of 11) sorted by relevancy

/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
si_enums.h	`31 #define VLINE_ACK (1 << 4)`
sid.h	`812 # define VLINE_ACK (1 << 4)`
amdgpu_dce_v10_0.c	`3228 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);`
amdgpu_dce_v11_0.c	`3354 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);`
amdgpu_dce_v6_0.c	`2976 WREG32(mmVLINE_STATUS + crtc_offsets[crtc], VLINE_ACK);`
/src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_cik.c	`7351 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VLINE_ACK); 7355 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VLINE_ACK); 7367 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VLINE_ACK); 7371 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VLINE_ACK); 7384 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VLINE_ACK); 7388 WREG32(LB_VLINE_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VLINE_ACK);`
cikd.h	`879 # define VLINE_ACK (1 << 4)`
sid.h	`808 # define VLINE_ACK (1 << 4)`
evergreend.h	`1273 # define VLINE_ACK (1 << 4)`
radeon_evergreen.c	`4645 VLINE_ACK);`
radeon_si.c	`6181 VLINE_ACK);`

Completed in 58 milliseconds