HomeSort by: relevance | last modified time | path
    Searched refs:aper_base (Results 1 - 25 of 37) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_object.c 1076 arch_io_reserve_memtype_wc(adev->gmc.aper_base,
1080 adev->gmc.vram_mtrr = arch_phys_wc_add(adev->gmc.aper_base,
1083 if (adev->gmc.aper_base)
1084 pmap_pv_track(adev->gmc.aper_base, adev->gmc.aper_size);
1121 if (adev->gmc.aper_base)
1122 pmap_pv_untrack(adev->gmc.aper_base, adev->gmc.aper_size);
1125 arch_io_free_memtype_wc(adev->gmc.aper_base, adev->gmc.aper_size);
amdgpu_fb.c 290 info->fix.smem_start = adev->gmc.aper_base + tmp;
309 DRM_INFO("vram apper at 0x%lX\n", (unsigned long)adev->gmc.aper_base);
amdgpu_amdkfd.c 394 resource_size_t aper_limit = adev->gmc.aper_base + adev->gmc.aper_size;
397 if (!(adev->gmc.aper_base & address_mask || aper_limit & address_mask)) {
408 &adev->gmc.aper_base, &aper_limit,
amdgpu_gmc.h 139 * GPU's view and aper_base is from CPU's view.
142 resource_size_t aper_base; member in struct:amdgpu_gmc
amdgpu_dce_virtual.c 382 adev->ddev->mode_config.fb_base = adev->gmc.aper_base;
amdgpu_gmc_v7_0.c 385 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
395 adev->gmc.aper_base = ((u64)RREG32(mmMC_VM_FB_OFFSET)) << 22;
amdgpu_gmc_v9_0.c 973 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
982 adev->gmc.aper_base = gfxhub_v1_0_get_mc_fb_offset(adev);
amdgpu_ttm.c 747 mem->bus.base = adev->gmc.aper_base;
1932 if (bus_space_map(adev->gmc.aper_tag, adev->gmc.aper_base,
1944 adev->mman.aper_base_kaddr = ioremap_wc(adev->gmc.aper_base,
amdgpu_gmc_v8_0.c 587 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
596 adev->gmc.aper_base = ((u64)RREG32(mmMC_VM_FB_OFFSET)) << 22;
amdgpu_gmc_v10_0.c 685 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
amdgpu_gmc_v6_0.c 343 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_object.c 465 arch_io_reserve_memtype_wc(rdev->mc.aper_base,
470 rdev->mc.vram_mtrr = arch_phys_wc_add(rdev->mc.aper_base,
474 if (rdev->mc.aper_base)
475 pmap_pv_track(rdev->mc.aper_base, rdev->mc.aper_size);
489 if (rdev->mc.aper_base)
490 pmap_pv_untrack(rdev->mc.aper_base, rdev->mc.aper_size);
493 arch_io_free_memtype_wc(rdev->mc.aper_base, rdev->mc.aper_size);
radeon_fb.c 316 info->fix.smem_start = rdev->mc.aper_base + tmp;
335 DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
radeon_rs690.c 166 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
197 (unsigned long long)rdev->mc.aper_base, k8_addr);
198 rdev->mc.aper_base = (resource_size_t)k8_addr;
radeon_rs600.c 914 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
radeon_r300.c 521 base = rdev->mc.aper_base;
radeon_ttm.c 454 mem->bus.base = rdev->mc.aper_base;
radeon_r600.c 1502 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
1529 (unsigned long long)rdev->mc.aper_base, k8_addr);
1530 rdev->mc.aper_base = (resource_size_t)k8_addr;
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/pci/
nouveau_nvkm_subdev_pci_agp.c 147 pci->agp.base = info.aper_base;
  /src/sys/sys/
agpio.h 102 off_t aper_base; /* base of aperture */ member in struct:_agp_info
  /src/sys/external/bsd/drm2/i915drm/
intel_gtt_subr.c 401 intel_gtt_get(uint64_t *va_size, bus_addr_t *aper_base,
415 *aper_base = 0;
425 *aper_base = sc->as_apaddr;
  /src/sys/external/bsd/drm2/dist/drm/
drm_agpsupport.c 87 info->aperture_base = kern->aper_base;
484 head->base = head->agp_info.aper_base;
drm_pci.c 212 dev->agp->agp_info.aper_base,
  /src/sys/dev/pci/
agp.c 902 info->aper_base = sc->as_apaddr;
  /src/sys/external/bsd/drm2/dist/drm/i810/
i810_dma.c 1208 dev->agp->agp_info.aper_base,

Completed in 40 milliseconds

1 2