/src/sys/arch/riscv/riscv/ |
interrupt.c | 153 while ((pending = atomic_swap_ulong(&ci->ci_request_ipis, 0)) != 0) { 181 atomic_or_ulong(&ci->ci_request_ipis, ipi_mask);
|
cpu_subr.c | 408 ci->ci_active_ipis, ci->ci_request_ipis);
|
/src/sys/arch/mips/cavium/ |
octeon_intr.c | 561 atomic_and_64(&ci->ci_request_ipis, ~__BIT(IPI_WDOG)); 570 if ((atomic_load_relaxed(&ci->ci_request_ipis) & ipi_mask) == 0) 575 atomic_and_64(&ci->ci_request_ipis, ~ipi_mask); 606 atomic_or_64(&ci->ci_request_ipis, ipi_mask);
|
/src/sys/arch/mips/include/ |
cpu.h | 141 volatile uint64_t ci_request_ipis; member in struct:cpu_info
|
/src/sys/arch/riscv/include/ |
cpu.h | 96 volatile u_long ci_request_ipis; member in struct:cpu_info
|
/src/sys/arch/mips/rmi/ |
rmixl_intr.c | 970 atomic_or_64(&ci->ci_request_ipis, req); 987 if ((atomic_load_relaxed(&ci->ci_request_ipis) & ipi_mask) == 0) 992 atomic_and_64(&ci->ci_request_ipis, ~ipi_mask);
|
rmixl_cpu.c | 483 printf("ci_request_ipis %#"PRIx64"\n", ci->ci_request_ipis);
|
/src/sys/arch/mips/mips/ |
cpu_subr.c | 875 ci->ci_active_ipis, ci->ci_request_ipis);
|