OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:clk_get_rate
(Results
1 - 25
of
115
) sorted by relevancy
1
2
3
4
5
/src/sys/external/bsd/drm2/include/linux/
clk.h
50
clk_get_rate
(struct clk *clk)
function in typeref:typename:unsigned
/src/sys/dev/clk/
clk.h
37
u_int
clk_get_rate
(struct clk *);
/src/sys/arch/arm/amlogic/
meson_clk_div.c
55
rate =
clk_get_rate
(clkp_parent);
106
parent_rate =
clk_get_rate
(clkp_parent);
meson_clk_fixed_factor.c
48
return
clk_get_rate
(clkp_parent);
meson_clk_mpll.c
57
parent_rate =
clk_get_rate
(clkp_parent);
/src/sys/arch/arm/nvidia/
tegra_xusb.c
313
rate =
clk_get_rate
(clk);
319
rate =
clk_get_rate
(clk);
324
rate =
clk_get_rate
(clk);
330
rate =
clk_get_rate
(clk);
335
rate =
clk_get_rate
(clk);
341
rate =
clk_get_rate
(clk);
346
rate =
clk_get_rate
(clk);
356
rate =
clk_get_rate
(psc->sc_clk_ss_src);
359
rate =
clk_get_rate
(psc->sc_clk_ss_src);
363
rate =
clk_get_rate
(psc->sc_clk_ss_src)
[
all
...]
/src/sys/arch/arm/nxp/
imx_ccm_div.c
55
const u_int prate =
clk_get_rate
(clkp_parent);
85
const u_int prate =
clk_get_rate
(clkp_parent);
imx_com.c
104
aprint_normal(", %u Hz",
clk_get_rate
(per));
106
imxuart_set_frequency(
clk_get_rate
(per), 2);
imx_ccm_extclk.c
66
return
clk_get_rate
(extclk);
imx_ccm_fixed_factor.c
48
return
clk_get_rate
(clkp_parent);
imx_i2c.c
85
clk_get_rate
(imxsc->sc_clk), freq);
imx_ccm_pll.c
82
const u_int prate =
clk_get_rate
(clkp_parent);
/src/sys/arch/arm/fdt/
a9ptmr_fdt.c
98
uint32_t rate =
clk_get_rate
(sc->sc_clk);
165
rate =
clk_get_rate
(sc->sc_clk);
a9tmr_fdt.c
98
uint32_t rate =
clk_get_rate
(sc->sc_clk);
165
rate =
clk_get_rate
(sc->sc_clk);
plmmc_fdt.c
97
sc->sc_clock_freq =
clk_get_rate
(clk);
/src/sys/arch/arm/sunxi/
sunxi_ccu_fixed_factor.c
48
return
clk_get_rate
(clkp_parent);
sunxi_ccu_div.c
77
rate =
clk_get_rate
(clkp_parent);
120
const u_int rate =
clk_get_rate
(&clk_parent->base);
159
parent_rate =
clk_get_rate
(clkp_parent);
sunxi_ccu_fractional.c
77
rate =
clk_get_rate
(clkp_parent);
121
parent_rate =
clk_get_rate
(clkp_parent);
200
parent_rate =
clk_get_rate
(clkp_parent);
sunxi_ccu_nm.c
77
rate =
clk_get_rate
(clkp_parent);
120
rate =
clk_get_rate
(clkp_parent);
138
parent_rate =
clk_get_rate
(clkp_parent);
sunxi_gmacclk.c
181
if (rate ==
clk_get_rate
(sc->sc_parent[GMAC_CLK_PIT_MII])) {
185
} else if (rate ==
clk_get_rate
(sc->sc_parent[GMAC_CLK_PIT_RGMII])) {
202
return
clk_get_rate
(clk_parent);
/src/sys/arch/riscv/starfive/
jh71x0_clkc.c
74
return
clk_get_rate
(clk_parent);
227
u_int rate =
clk_get_rate
(clk_parent);
253
u_int parent_rate =
clk_get_rate
(clk_parent);
297
u_int rate =
clk_get_rate
(clk_parent);
325
u_int parent_rate =
clk_get_rate
(clk_parent);
416
u_int rate =
clk_get_rate
(clk_parent);
442
u_int parent_rate =
clk_get_rate
(clk_parent);
576
return
clk_get_rate
(clk_parent);
/src/sys/arch/arm/ti/
ti_dpll_clock.c
235
parent_rate =
clk_get_rate
(clk_parent);
260
parent_rate =
clk_get_rate
(clk_parent);
302
parent_rate =
clk_get_rate
(clk_parent);
346
parent_rate =
clk_get_rate
(clk_parent);
/src/sys/dev/fdt/
dwcwdt_fdt.c
95
sc->sc_clkrate =
clk_get_rate
(clk);
/src/sys/arch/arm/rockchip/
rk_cru_composite.c
74
const u_int prate =
clk_get_rate
(clkp_parent);
126
const u_int prate =
clk_get_rate
(clk_parent);
179
const u_int prate =
clk_get_rate
(clk_parent);
/src/sys/arch/riscv/sifive/
fu540_prci.c
250
sc->sc_hfclk =
clk_get_rate
(clk);
257
sc->sc_rtcclk =
clk_get_rate
(clk);
279
clk_get_rate
(&sc->sc_clk[clkid]));
Completed in 55 milliseconds
1
2
3
4
5
Indexes created Sun Oct 12 09:09:55 GMT 2025