HomeSort by: relevance | last modified time | path
    Searched refs:dc_plane_state (Results 1 - 25 of 29) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/basics/
dc_common.h 42 const struct dc_plane_state *plane_state);
amdgpu_dc_common.c 87 const struct dc_plane_state *plane_state)
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/
dce100_resource.h 44 enum dc_status dce100_validate_plane(const struct dc_plane_state *plane_state, struct dc_caps *caps);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/
amdgpu_dm_color.c 415 * @ dc_plane_state: target DC surface
424 struct dc_plane_state *dc_plane_state)
435 dc_plane_state->in_transfer_func->type =
463 dc_plane_state->in_transfer_func->tf =
466 dc_plane_state->in_transfer_func->tf =
469 r = __set_input_tf(dc_plane_state->in_transfer_func,
478 dc_plane_state->in_transfer_func->type = TF_TYPE_PREDEFINED;
479 dc_plane_state->in_transfer_func->tf = TRANSFER_FUNCTION_SRGB;
482 dc_plane_state->in_transfer_func->type = TF_TYPE_BYPASS
    [all...]
amdgpu_dm.h 365 struct dc_plane_state;
369 struct dc_plane_state *dc_state;
460 struct dc_plane_state *dc_plane_state);
amdgpu_dm.c 3499 struct dc_plane_state *dc_plane_state,
3515 dc_plane_state->src_rect = scaling_info.src_rect;
3516 dc_plane_state->dst_rect = scaling_info.dst_rect;
3517 dc_plane_state->clip_rect = scaling_info.clip_rect;
3518 dc_plane_state->scaling_quality = scaling_info.scaling_quality;
3526 &dc_plane_state->address);
3530 dc_plane_state->format = plane_info.format;
3531 dc_plane_state->color_space = plane_info.color_space;
3532 dc_plane_state->format = plane_info.format
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
amdgpu_dc_surface.c 45 static void dc_plane_construct(struct dc_context *ctx, struct dc_plane_state *plane_state)
76 static void dc_plane_destruct(struct dc_plane_state *plane_state)
107 void enable_surface_flip_reporting(struct dc_plane_state *plane_state,
114 struct dc_plane_state *dc_create_plane_state(struct dc *dc)
116 struct dc_plane_state *plane_state = kvzalloc(sizeof(*plane_state),
140 const struct dc_plane_state *plane_state)
185 void dc_plane_state_retain(struct dc_plane_state *plane_state)
192 struct dc_plane_state *plane_state = container_of(kref, struct dc_plane_state, refcount);
197 void dc_plane_state_release(struct dc_plane_state *plane_state
    [all...]
amdgpu_dc_debug.c 64 const struct dc_plane_state *const *plane_states,
71 const struct dc_plane_state *plane_state = plane_states[i];
amdgpu_dc_resource.c 542 const struct dc_plane_state *plane_state = pipe_ctx->plane_state;
650 const struct dc_plane_state *plane_state = pipe_ctx->plane_state;
708 const struct dc_plane_state *plane_state = pipe_ctx->plane_state;
838 const struct dc_plane_state *plane_state = pipe_ctx->plane_state;
989 const struct dc_plane_state *plane_state = pipe_ctx->plane_state;
1263 struct dc_plane_state *plane_state,
1341 struct dc_plane_state *plane_state,
1417 struct dc_plane_state *del_planes[MAX_SURFACE_NUM] = { 0 };
1470 struct dc_plane_state * const *plane_states,
2828 enum dc_status dc_validate_plane(struct dc *dc, const struct dc_plane_state *plane_state
    [all...]
amdgpu_dc.c 120 * struct dc_plane_state - Represents a framebuffer. Each stream has at least one,
127 * internal hardware pipeline components. Each dc_plane_state has either
1481 const struct dc_plane_state *plane_state)
1822 struct dc_plane_state *surface,
2202 struct dc_plane_state *plane_state = srf_updates[i].surface;
2286 struct dc_plane_state *plane_state = srf_updates[i].surface;
2304 struct dc_plane_state *plane_state = srf_updates[i].surface;
2389 struct dc_plane_state *surface = srf_updates[i].surface;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
dcn20_hwseq.h 34 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state);
36 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state);
43 const struct dc_plane_state *plane_state);
dcn20_resource.h 164 enum dc_status dcn20_get_default_swizzle_mode(struct dc_plane_state *plane_state);
amdgpu_dcn20_hwseq.c 780 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state)
802 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state)
832 const struct dc_plane_state *plane_state)
1318 struct dc_plane_state *plane_state = pipe_ctx->plane_state;
1916 struct dc_plane_state *plane_state = pipe_ctx->plane_state;
1943 struct dc_plane_state *plane_state = pipe_ctx->plane_state;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
hw_sequencer_private.h 82 const struct dc_plane_state *plane_state);
142 const struct dc_plane_state *plane_state);
144 const struct dc_plane_state *plane_state);
core_types.h 46 void enable_surface_flip_reporting(struct dc_plane_state *plane_state,
118 enum dc_status (*validate_plane)(const struct dc_plane_state *plane_state, struct dc_caps *caps);
130 struct dc_plane_state *plane_state);
279 struct dc_plane_state *plane_state;
resource.h 132 struct dc_plane_state *const *plane_state,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/
dc_stream.h 49 struct dc_plane_state *plane_states[MAX_SURFACE_NUM];
325 struct dc_plane_state *plane_state,
331 struct dc_plane_state *plane_state,
342 struct dc_plane_state * const *plane_states,
dc.h 207 struct dc_plane_state;
738 struct dc_plane_state { struct
819 struct dc_plane_state *surface;
842 struct dc_plane_state *dc_create_plane_state(struct dc *dc);
844 const struct dc_plane_state *plane_state);
846 void dc_plane_state_retain(struct dc_plane_state *plane_state);
847 void dc_plane_state_release(struct dc_plane_state *plane_state);
882 struct dc_plane_state *plane_states[MAX_SURFACES];
890 enum dc_status dc_validate_plane(struct dc *dc, const struct dc_plane_state *plane_state);
dc_types.h 47 struct dc_plane_state;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/include/
logger_interface.h 49 const struct dc_plane_state *const *plane_states,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/modules/inc/
mod_freesync.h 160 const struct dc_plane_state *plane,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
dcn10_hw_sequencer.h 68 const struct dc_plane_state *plane_state);
amdgpu_dcn10_resource.c 1181 static enum dc_status dcn10_validate_plane(const struct dc_plane_state *plane_state, struct dc_caps *caps)
1207 struct dc_plane_state *plane =
1241 static enum dc_status dcn10_get_default_swizzle_mode(struct dc_plane_state *plane_state)
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
amdgpu_dce110_hw_sequencer.c 251 const struct dc_plane_state *plane_state)
279 const struct dc_plane_state *plane_state)
2196 struct dc_plane_state *plane_state = pipe_ctx->plane_state;
2211 struct dc_plane_state *plane_state = pipe_ctx->plane_state;
2461 struct dc_plane_state *plane_state = pipe_ctx->plane_state;
amdgpu_dce110_resource.c 1015 enum dc_status dce110_validate_plane(const struct dc_plane_state *plane_state,
1038 struct dc_plane_state *plane =

Completed in 30 milliseconds

1 2