HomeSort by: relevance | last modified time | path
    Searched refs:ecclk (Results 1 - 25 of 32) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
power_state.h 183 unsigned long ecclk; member in struct:pp_clock_engine_request
hwmgr.h 105 uint32_t ecclk; member in struct:phm_vceclock_voltage_dependency_record
159 uint32_t ecclk; member in struct:phm_vce_clock_voltage_dependency_record
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_smu8_hwmgr.c 86 if (clock <= ptable->entries[i].ecclk)
94 if (clock >= ptable->entries[i].ecclk)
543 (i < vce_table->count) ? vce_table->entries[i].ecclk : 0;
629 clock = table->entries[level].ecclk;
631 clock = table->entries[table->count - 1].ecclk;
1263 ptable->entries[ptable->count - 1].ecclk;
1697 uint32_t sclk, vclk, dclk, ecclk, tmp, activity_percent; local in function:smu8_read_sensor
1755 ecclk = vce_table->entries[vce_index].ecclk;
1756 *((uint32_t *)value) = ecclk;
    [all...]
smu10_hwmgr.h 134 uint32_t ecclk; member in struct:smu10_power_state
smu7_hwmgr.h 76 uint32_t ecclk; member in struct:smu7_vce_clocks
smu8_hwmgr.h 150 uint32_t ecclk; member in struct:smu8_power_state
vega10_hwmgr.h 104 uint32_t ecclk; member in struct:vega10_vce_clocks
vega20_hwmgr.h 121 uint32_t ecclk; member in struct:vega20_vce_clocks
amdgpu_processpptables.c 1142 vce_table->entries[i].ecclk = ((unsigned long)entry->ucECClkHigh << 16)
1590 vce_state->ecclk = ((uint32_t)vce_clock_info->ucECClkHigh << 16) | le16_to_cpu(vce_clock_info->usECClkLow);
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_trinity_dpm.c 1000 (old_rps->ecclk != new_rps->ecclk)) {
1002 if (new_rps->evclk || new_rps->ecclk)
1006 radeon_set_vce_clocks(rdev, new_rps->evclk, new_rps->ecclk);
1510 u32 evclk, u32 ecclk, u16 *voltage)
1517 if (((evclk == 0) && (ecclk == 0)) ||
1525 (ecclk <= table->entries[i].ecclk)) {
1561 new_rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
    [all...]
radeon_asic.h 700 int tn_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
752 int si_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
790 int cik_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
radeon_si_dpm.c 2941 u32 evclk, u32 ecclk, u16 *voltage)
2948 if (((evclk == 0) && (ecclk == 0)) ||
2956 (ecclk <= table->entries[i].ecclk)) {
3013 rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
3014 si_get_vce_clock_voltage(rdev, rps->evclk, rps->ecclk,
3018 rps->ecclk = 0;
5939 (old_rps->ecclk != new_rps->ecclk)) {
    [all...]
radeon_r600_dpm.c 1114 rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].ecclk =
1129 rdev->pm.dpm.vce_states[i].ecclk =
radeon_kv_dpm.c 2163 new_rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
2166 new_rps->ecclk = 0;
2230 new_rps->evclk || new_rps->ecclk;
radeon.h 1389 u32 ecclk; member in struct:radeon_ps
1482 u32 ecclk; member in struct:radeon_vce_clock_voltage_dependency_entry
1573 u32 ecclk; member in struct:radeon_vce_state
2008 int (*set_vce_clocks)(struct radeon_device *rdev, u32 evclk, u32 ecclk);
radeon_ni.c 2729 int tn_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk)
2735 ecclk, false, &dividers);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dpm.h 66 u32 ecclk; member in struct:amdgpu_ps
175 u32 ecclk; member in struct:amdgpu_vce_clock_voltage_dependency_entry
amdgpu_dpm.c 521 adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].ecclk =
537 adev->pm.dpm.vce_states[i].ecclk =
amdgpu_vi.c 861 static int vi_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
885 ecclk, false, &dividers);
amdgpu_kv_dpm.c 2228 new_rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk;
2231 new_rps->ecclk = 0;
2295 new_rps->evclk || new_rps->ecclk;
3283 *equal &= ((cps->evclk == rps->evclk) && (cps->ecclk == rps->ecclk));
amdgpu_nv.c 384 static int nv_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
amdgpu.h 586 int (*set_vce_clocks)(struct amdgpu_device *adev, u32 evclk, u32 ecclk);
amdgpu_si_dpm.c 3041 u32 evclk, u32 ecclk, u16 *voltage)
3048 if (((evclk == 0) && (ecclk == 0)) ||
3056 (ecclk <= table->entries[i].ecclk)) {
3473 rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk;
3474 si_get_vce_clock_voltage(adev, rps->evclk, rps->ecclk,
3478 rps->ecclk = 0;
7985 *equal &= ((cps->evclk == rps->evclk) && (cps->ecclk == rps->ecclk));
    [all...]
amdgpu_cik.c 1425 static int cik_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
1433 ecclk, false, &dividers);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
kgd_pp_interface.h 34 u32 ecclk; member in struct:amd_vce_state

Completed in 48 milliseconds

1 2