Searched refs:interlaced (Results 1 - 23 of 23) sorted by relevance

/src/sys/external/bsd/drm2/dist/drm/amd/display/include/
H A Daudio_types.h47 bool interlaced; member in struct:audio_crtc_info
/src/sys/external/bsd/drm2/dist/include/drm/
H A Ddrm_modes.h57 * @MODE_NO_INTERLACE: interlaced mode not supported
80 * @MODE_INTERLACE_WIDTH: width too large for interlaced mode
303 * - DRM_MODE_FLAG_INTERLACE: mode is interlaced.
485 bool reduced, bool interlaced,
489 bool interlaced, int margins);
492 int vrefresh, bool interlaced,
/src/sys/external/bsd/drm2/dist/drm/
H A Ddrm_modes.c133 * @interlaced: whether to compute an interlaced mode
152 bool reduced, bool interlaced, bool margins)
186 if (interlaced)
204 if (interlaced)
217 if (interlaced)
336 /* ignore - just set the mode flag for interlaced */
337 if (interlaced) {
360 * @interlaced: whether to compute an interlaced mod
150 drm_cvt_mode(struct drm_device * dev,int hdisplay,int vdisplay,int vrefresh,bool reduced,bool interlaced,bool margins) argument
376 drm_gtf_mode_complex(struct drm_device * dev,int hdisplay,int vdisplay,int vrefresh,bool interlaced,int margins,int GTF_M,int GTF_2C,int GTF_K,int GTF_2J) argument
581 drm_gtf_mode(struct drm_device * dev,int hdisplay,int vdisplay,int vrefresh,bool interlaced,int margins) argument
752 bool interlaced = !!(mode->flags & DRM_MODE_FLAG_INTERLACE); local in function:drm_mode_set_name
[all...]
H A Ddrm_edid.c2487 * EDID is delightfully ambiguous about how interlaced modes are to be
3702 unsigned int interlaced = mode->flags & DRM_MODE_FLAG_INTERLACE; local in function:stereo_match_mandatory
3706 interlaced == (stereo_mode->flags & DRM_MODE_FLAG_INTERLACE) &&
/src/sys/arch/evbppc/nintendo/dev/
H A Dwiifb.c94 #define WIIFB_MODE_INDEX(fmt, interlaced) ((fmt << 1) | interlaced)
698 /* Read current display format and interlaced settings. */
720 wiifb_set_mode(struct wiifb_softc *sc, uint8_t format, bool interlaced) argument
725 modeidx = WIIFB_MODE_INDEX(format, interlaced);
768 panic("Unsupported format (0x%x) / interlaced (%d) settings",
789 strides = (sc->sc_curmode->width * 2) / (interlaced ? 16 : 32);
796 if (interlaced) {
804 interlaced ? VI_VICLK_SEL_27MHZ : VI_VICLK_SEL_54MHZ);
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
H A Damdgpu_display_rq_dlg_calc_20.c804 bool interlaced = dst->interlaced; local in function:dml20_rq_dlg_get_dlg_params
918 dml_print("DML_DLG: %s: interlaced = %d\n", __func__, interlaced);
925 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; // 15 bits
935 dlg_vblank_start = interlaced ? (vblank_start / 2) : vblank_start;
1029 if (interlaced) {
1046 if (interlaced)
H A Damdgpu_display_rq_dlg_calc_20v2.c804 bool interlaced = dst->interlaced; local in function:dml20v2_rq_dlg_get_dlg_params
918 dml_print("DML_DLG: %s: interlaced = %d\n", __func__, interlaced);
925 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; // 15 bits
935 dlg_vblank_start = interlaced ? (vblank_start / 2) : vblank_start;
1030 if (interlaced) {
1047 if (interlaced)
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
H A Damdgpu_display_rq_dlg_calc_21.c850 bool interlaced = dst->interlaced; local in function:dml_rq_dlg_get_dlg_params
964 dml_print("DML_DLG: %s: interlaced = %d\n", __func__, interlaced);
971 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; // 15 bits
981 dlg_vblank_start = interlaced ? (vblank_start / 2) : vblank_start;
1069 if (interlaced) {
1086 if (interlaced)
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
H A Damdgpu_dce_audio.c155 !(crtc_info->interlaced) &&
162 (crtc_info->interlaced) &&
168 !(crtc_info->interlaced)) {
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
H A Damdgpu_dml1_display_rq_dlg_calc.c1001 bool interlaced = e2e_pipe_param.pipe.dest.interlaced; local in function:dml1_rq_dlg_get_dlg_params
1136 DTRACE("DLG: %s: interlaced = %d", __func__, interlaced);
1147 disp_dlg_regs->dlg_vblank_end = interlaced ? (vblank_end / 2) : vblank_end; /* 15 bits */
1160 dlg_vblank_start = interlaced ? (vblank_start / 2) : vblank_start;
1241 if (interlaced)
1357 max_vinit_l = interlaced ? dml_max(vinit_l, vinit_bot_l) : vinit_l;
1358 max_vinit_c = interlaced ? dml_max(vinit_c, vinit_bot_c) : vinit_c;
H A Ddisplay_mode_structs.h329 unsigned char interlaced; member in struct:_vcs_dpi_display_pipe_dest_params_st
H A Damdgpu_display_mode_vba.c416 mode_lib->vba.Interlace[mode_lib->vba.NumberOfActivePlanes] = dst->interlaced;
417 if (dst->interlaced && !ip->ptoi_supported) {
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_dce_v10_0.c708 bool interlaced; /* mode is interlaced */ member in struct:dce10_wm_params
918 ((wm->vsc.full >= a.full) && wm->interlaced))
1064 wm_high.interlaced = false;
1066 wm_high.interlaced = true;
1103 wm_low.interlaced = false;
1105 wm_low.interlaced = true;
H A Damdgpu_dce_v11_0.c734 bool interlaced; /* mode is interlaced */ member in struct:dce10_wm_params
944 ((wm->vsc.full >= a.full) && wm->interlaced))
1090 wm_high.interlaced = false;
1092 wm_high.interlaced = true;
1129 wm_low.interlaced = false;
1131 wm_low.interlaced = true;
H A Damdgpu_dce_v6_0.c506 bool interlaced; /* mode is interlaced */ member in struct:dce6_wm_params
716 ((wm->vsc.full >= a.full) && wm->interlaced))
871 wm_high.interlaced = false;
873 wm_high.interlaced = true;
898 wm_low.interlaced = false;
900 wm_low.interlaced = true;
H A Damdgpu_dce_v8_0.c643 bool interlaced; /* mode is interlaced */ member in struct:dce8_wm_params
853 ((wm->vsc.full >= a.full) && wm->interlaced))
999 wm_high.interlaced = false;
1001 wm_high.interlaced = true;
1038 wm_low.interlaced = false;
1040 wm_low.interlaced = true;
/src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_evergreen.c1944 bool interlaced; /* mode is interlaced */ member in struct:evergreen_wm_params
2088 ((wm->vsc.full >= a.full) && wm->interlaced))
2199 wm_high.interlaced = false;
2201 wm_high.interlaced = true;
2226 wm_low.interlaced = false;
2228 wm_low.interlaced = true;
H A Dradeon_si.c2072 bool interlaced; /* mode is interlaced */ member in struct:dce6_wm_params
2234 ((wm->vsc.full >= a.full) && wm->interlaced))
2350 wm_high.interlaced = false;
2352 wm_high.interlaced = true;
2377 wm_low.interlaced = false;
2379 wm_low.interlaced = true;
H A Dradeon_cik.c8989 bool interlaced; /* mode is interlaced */ member in struct:dce8_wm_params
9199 ((wm->vsc.full >= a.full) && wm->interlaced))
9346 wm_high.interlaced = false;
9348 wm_high.interlaced = true;
9386 wm_low.interlaced = false;
9388 wm_low.interlaced = true;
/src/sys/sys/
H A Dvideoio.h1092 top, bottom, interlaced
1098 V4L2_FIELD_INTERLACED = 4, /* both fields interlaced */
1104 V4L2_FIELD_INTERLACED_TB = 8, /* both fields interlaced, top field
1107 V4L2_FIELD_INTERLACED_BT = 9, /* both fields interlaced, top field
2274 * @interlaced: Interlaced or progressive
2284 * (aka field 2) of interlaced field formats
2286 * (aka field 2) of interlaced field formats
2288 * (aka field 2) of interlaced field formats
2296 * A note regarding vertical interlaced timings: height refers to the total
2309 u_int32_t interlaced; member in struct:v4l2_bt_timings
[all...]
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
H A Damdgpu_dce110_hw_sequencer.c1143 audio_output->crtc_info.interlaced =
/src/sys/dev/stbi/
H A Dstb_image.c2721 } else { // interlaced:
2799 static int create_png_image(png *a, uint8 *raw, uint32 raw_len, int out_n, int interlaced) argument
2804 if (!interlaced)
4595 g->step = 8 * g->line_size; // first interlaced spacing
5034 1.19 bug in interlaced PNG corruption check (found by ryg)
5037 1.17 support interlaced PNG
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
H A Damdgpu_dcn20_resource.c1956 pipes[pipe_cnt].pipe.dest.interlaced = timing->flags.INTERLACE;

Completed in 87 milliseconds