HomeSort by: relevance | last modified time | path
    Searched refs:mclk_dpm_enable_mask (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
smu7_hwmgr.h 170 uint32_t mclk_dpm_enable_mask; member in struct:smu7_dpmlevel_enable_mask
vega10_hwmgr.h 180 uint32_t mclk_dpm_enable_mask; member in struct:vega10_dpmlevel_enable_mask
vega12_hwmgr.h 158 uint32_t mclk_dpm_enable_mask; member in struct:vega12_dpmlevel_enable_mask
vega20_hwmgr.h 211 uint32_t mclk_dpm_enable_mask; member in struct:vega20_dpmlevel_enable_mask
amdgpu_smu7_hwmgr.c 2639 if (data->dpm_level_enable_mask.mclk_dpm_enable_mask) {
2641 tmp = data->dpm_level_enable_mask.mclk_dpm_enable_mask;
2671 if (data->dpm_level_enable_mask.mclk_dpm_enable_mask)
2674 data->dpm_level_enable_mask.mclk_dpm_enable_mask);
2712 if (data->dpm_level_enable_mask.mclk_dpm_enable_mask) {
2714 data->dpm_level_enable_mask.mclk_dpm_enable_mask);
3869 data->dpm_level_enable_mask.mclk_dpm_enable_mask =
4427 data->dpm_level_enable_mask.mclk_dpm_enable_mask & mask);
  /src/sys/external/bsd/drm2/dist/drm/radeon/
ci_dpm.h 114 u32 mclk_dpm_enable_mask; member in struct:ci_dpm_level_enable_mask
radeon_ci_dpm.c 3365 pi->dpm_level_enable_mask.mclk_dpm_enable_mask =
3839 if (pi->dpm_level_enable_mask.mclk_dpm_enable_mask) {
3842 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
3966 pi->dpm_level_enable_mask.mclk_dpm_enable_mask &= 0xFFFFFFFE;
3969 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
3974 pi->dpm_level_enable_mask.mclk_dpm_enable_mask |= 1;
3977 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
4186 pi->dpm_level_enable_mask.mclk_dpm_enable_mask =
4189 pi->dpm_level_enable_mask.mclk_dpm_enable_mask;
4191 if (pi->dpm_level_enable_mask.mclk_dpm_enable_mask & 1
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
amdgpu_vegam_smumgr.c 1070 hw_data->dpm_level_enable_mask.mclk_dpm_enable_mask =
1075 (hw_data->dpm_level_enable_mask.mclk_dpm_enable_mask >> i) & 0x1;
amdgpu_fiji_smumgr.c 1265 data->dpm_level_enable_mask.mclk_dpm_enable_mask =
amdgpu_iceland_smumgr.c 1388 data->dpm_level_enable_mask.mclk_dpm_enable_mask = phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);
amdgpu_ci_smumgr.c 1343 data->dpm_level_enable_mask.mclk_dpm_enable_mask = phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);
amdgpu_polaris10_smumgr.c 1169 hw_data->dpm_level_enable_mask.mclk_dpm_enable_mask =
amdgpu_tonga_smumgr.c 1136 data->dpm_level_enable_mask.mclk_dpm_enable_mask = phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);

Completed in 33 milliseconds