OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:mmCP_INT_CNTL_RING0
(Results
1 - 14
of
14
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v6_0.c
2264
u32 tmp = RREG32(
mmCP_INT_CNTL_RING0
);
2274
WREG32(
mmCP_INT_CNTL_RING0
, tmp);
3247
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
3249
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl);
3252
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
3254
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl);
3310
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
3312
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl);
3315
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
3317
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl)
[
all
...]
amdgpu_gfx_v7_0.c
3178
u32 tmp = RREG32(
mmCP_INT_CNTL_RING0
);
3186
WREG32(
mmCP_INT_CNTL_RING0
, tmp);
4718
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
4720
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl);
4723
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
4725
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl);
4792
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
4794
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl);
4797
cp_int_cntl = RREG32(
mmCP_INT_CNTL_RING0
);
4799
WREG32(
mmCP_INT_CNTL_RING0
, cp_int_cntl)
[
all
...]
amdgpu_gfx_v10_0.c
1774
u32 tmp = RREG32_SOC15(GC, 0,
mmCP_INT_CNTL_RING0
);
1785
WREG32_SOC15(GC, 0,
mmCP_INT_CNTL_RING0
, tmp);
4820
cp_int_cntl_reg = SOC15_REG_OFFSET(GC, 0,
mmCP_INT_CNTL_RING0
);
amdgpu_gfx_v8_0.c
3882
u32 tmp = RREG32(
mmCP_INT_CNTL_RING0
);
3889
WREG32(
mmCP_INT_CNTL_RING0
, tmp);
amdgpu_gfx_v9_0.c
2563
u32 tmp = RREG32_SOC15(GC, 0,
mmCP_INT_CNTL_RING0
);
2570
WREG32_SOC15(GC, 0,
mmCP_INT_CNTL_RING0
, tmp);
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_6_0_d.h
440
#define
mmCP_INT_CNTL_RING0
0x306A
gfx_7_0_d.h
224
#define
mmCP_INT_CNTL_RING0
0x306a
gfx_7_2_d.h
224
#define
mmCP_INT_CNTL_RING0
0x306a
gfx_8_0_d.h
248
#define
mmCP_INT_CNTL_RING0
0x306a
gfx_8_1_d.h
249
#define
mmCP_INT_CNTL_RING0
0x306a
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h
2465
#define
mmCP_INT_CNTL_RING0
0x106a
gc_9_1_offset.h
2742
#define
mmCP_INT_CNTL_RING0
0x106a
gc_9_2_1_offset.h
2680
#define
mmCP_INT_CNTL_RING0
0x106a
gc_10_1_0_offset.h
4806
#define
mmCP_INT_CNTL_RING0
0x1e0a
[
all
...]
Completed in 213 milliseconds
Indexes created Wed Oct 22 13:09:56 GMT 2025