HomeSort by: relevance | last modified time | path
    Searched refs:mmGRPH_CONTROL (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/
amdgpu_dce100_resource.c 114 .dcp = (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),
118 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
122 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
126 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
130 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
134 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/
amdgpu_dce80_resource.c 119 .dcp = (mmGRPH_CONTROL - mmGRPH_CONTROL),
125 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
131 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
137 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
143 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
149 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
amdgpu_dce110_resource.c 125 .dcp = (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),
129 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
133 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
137 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
141 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
145 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce112/
amdgpu_dce112_resource.c 124 .dcp = (mmDCP0_GRPH_CONTROL - mmGRPH_CONTROL),
128 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL),
132 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL),
136 .dcp = (mmDCP3_GRPH_CONTROL - mmGRPH_CONTROL),
140 .dcp = (mmDCP4_GRPH_CONTROL - mmGRPH_CONTROL),
144 .dcp = (mmDCP5_GRPH_CONTROL - mmGRPH_CONTROL),
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dce_v10_0.c 2039 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
amdgpu_dce_v11_0.c 2081 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
amdgpu_dce_v6_0.c 1979 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
amdgpu_dce_v8_0.c 1951 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_d.h 3828 #define mmGRPH_CONTROL 0x1A01
dce_8_0_d.h 1544 #define mmGRPH_CONTROL 0x1a01
dce_10_0_d.h 2393 #define mmGRPH_CONTROL 0x1a01
dce_11_0_d.h 2287 #define mmGRPH_CONTROL 0x1a01
dce_11_2_d.h 3518 #define mmGRPH_CONTROL 0x1a01

Completed in 161 milliseconds