HomeSort by: relevance | last modified time | path
    Searched refs:mmJPEG_CGC_GATE (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_jpeg_v2_5.c 272 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE);
278 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE, data);
292 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE);
298 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_GATE, data);
amdgpu_jpeg_v2_0.c 297 data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE);
303 WREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE, data);
320 data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE);
326 WREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE, data);
amdgpu_vcn_v1_0.c 460 data = RREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE);
462 WREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE, data);
585 data = RREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE);
587 WREG32_SOC15(VCN, 0, mmJPEG_CGC_GATE, data);
649 WREG32_SOC15_DPG_MODE(UVD, 0, mmJPEG_CGC_GATE, 0, 0xFFFFFFFF, sram_sel);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_7_0_offset.h 140 #define mmJPEG_CGC_GATE 0x0526
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h 300 #define mmJPEG_CGC_GATE 0x0526
vcn_2_0_0_offset.h 350 #define mmJPEG_CGC_GATE 0x01e0
vcn_2_5_offset.h 365 #define mmJPEG_CGC_GATE 0x01e0

Completed in 52 milliseconds