HomeSort by: relevance | last modified time | path
    Searched refs:mmLB_VBLANK_STATUS (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dce_v10_0.c 3212 tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);
3214 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);
amdgpu_dce_v11_0.c 3338 tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);
3340 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);
amdgpu_dce_v8_0.c 3055 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], LB_VBLANK_STATUS__VBLANK_ACK_MASK);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_8_0_d.h 4616 #define mmLB_VBLANK_STATUS 0x1acb
dce_10_0_d.h 5297 #define mmLB_VBLANK_STATUS 0x1acb
dce_11_0_d.h 5355 #define mmLB_VBLANK_STATUS 0x1acb
dce_11_2_d.h 6612 #define mmLB_VBLANK_STATUS 0x1acb

Completed in 165 milliseconds