HomeSort by: relevance | last modified time | path
    Searched refs:mmSDMA0_GFX_RB_RPTR_ADDR_HI (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
sdma0_4_1_offset.h 222 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x0088
sdma0_4_0_offset.h 226 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x0088
sdma0_4_2_2_offset.h 226 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x0088
sdma0_4_2_offset.h 222 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x0088
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_2_4_d.h 197 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x3488
oss_2_0_d.h 256 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x3488
oss_3_0_1_d.h 224 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x3488
oss_3_0_d.h 349 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x3488
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_sdma_v2_4.c 461 WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_HI + sdma_offsets[i],
amdgpu_cik_sdma.c 482 WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_HI + sdma_offsets[i],
amdgpu_sdma_v3_0.c 700 WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_HI + sdma_offsets[i],
amdgpu_sdma_v5_0.c 667 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_RPTR_ADDR_HI),
amdgpu_sdma_v4_0.c 1112 WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_ADDR_HI,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_offset.h 217 #define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x0088
    [all...]

Completed in 59 milliseconds