HomeSort by: relevance | last modified time | path
    Searched refs:mmVM_L2_CNTL2 (Results 1 - 16 of 16) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfxhub_v1_0.c 161 tmp = RREG32_SOC15(GC, 0, mmVM_L2_CNTL2);
164 WREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL2, tmp);
amdgpu_gmc_v6_0.c 520 WREG32(mmVM_L2_CNTL2,
626 WREG32(mmVM_L2_CNTL2, 0);
amdgpu_mmhub_v1_0.c 181 tmp = RREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL2);
184 WREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL2, tmp);
amdgpu_gmc_v8_0.c 877 tmp = RREG32(mmVM_L2_CNTL2);
880 WREG32(mmVM_L2_CNTL2, tmp);
1007 WREG32(mmVM_L2_CNTL2, 0);
amdgpu_gmc_v7_0.c 658 WREG32(mmVM_L2_CNTL2, tmp);
769 WREG32(mmVM_L2_CNTL2, 0);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
gmc_7_0_d.h 544 #define mmVM_L2_CNTL2 0x501
gmc_8_2_d.h 602 #define mmVM_L2_CNTL2 0x501
gmc_6_0_d.h 1260 #define mmVM_L2_CNTL2 0x0501
gmc_7_1_d.h 577 #define mmVM_L2_CNTL2 0x501
gmc_8_1_d.h 600 #define mmVM_L2_CNTL2 0x501
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/mmhub/
mmhub_1_0_offset.h 1268 #define mmVM_L2_CNTL2 0x0681
mmhub_9_1_offset.h 1300 #define mmVM_L2_CNTL2 0x0681
mmhub_9_3_0_offset.h 1284 #define mmVM_L2_CNTL2 0x0681
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 1164 #define mmVM_L2_CNTL2 0x0841
gc_9_1_offset.h 1190 #define mmVM_L2_CNTL2 0x0841
gc_9_2_1_offset.h 1128 #define mmVM_L2_CNTL2 0x0841

Completed in 82 milliseconds