HomeSort by: relevance | last modified time | path
    Searched refs:mpcc (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/hw/
mpc.h 59 * MPCC blending configuration
69 /* MPCC top/bottom gain settings */
101 * MPCC connection and blending configuration for a single MPCC instance.
104 struct mpcc { struct
105 int mpcc_id; /* MPCC physical instance */
106 int dpp_id; /* DPP input to this MPCC */
107 struct mpcc *mpcc_bot; /* pointer to bottom layer MPCC. NULL when not connected */
108 struct mpcc_blnd_cfg blnd_cfg; /* The blending configuration for this MPCC */
    [all...]
opp.h 203 int mpcc[MAX_PIPES]; member in struct:mpc_tree_cfg
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_mpc.c 50 struct mpcc *bottommost_mpcc = mpc1_get_mpcc(mpc, mpcc_id);
53 /* find bottommost mpcc. */
80 struct mpcc *mpcc = mpc1_get_mpcc(mpc, mpcc_id); local in function:mpc1_update_blending
90 mpcc->blnd_cfg = *blnd_cfg;
118 struct mpcc *mpc1_get_mpcc(struct mpc *mpc, int mpcc_id)
126 struct mpcc *mpc1_get_mpcc_for_dpp(struct mpc_tree *tree, int dpp_id)
128 struct mpcc *tmp_mpcc = tree->opp_list;
179 * [in] blnd_cfg - MPCC blending configuration for the new blending layer.
180 * [in] sm_cfg - MPCC stereo mix configuration for the new blending layer
406 struct mpcc *mpcc; local in function:mpc1_init_mpcc_list_from_hw
    [all...]
dcn10_mpc.h 36 SRII(MPCC_TOP_SEL, MPCC, inst),\
37 SRII(MPCC_BOT_SEL, MPCC, inst),\
38 SRII(MPCC_CONTROL, MPCC, inst),\
39 SRII(MPCC_STATUS, MPCC, inst),\
40 SRII(MPCC_OPP_ID, MPCC, inst),\
41 SRII(MPCC_BG_G_Y, MPCC, inst),\
42 SRII(MPCC_BG_R_CR, MPCC, inst),\
43 SRII(MPCC_BG_B_CB, MPCC, inst),\
44 SRII(MPCC_BG_B_CB, MPCC, inst),\
45 SRII(MPCC_SM_CONTROL, MPCC, inst
    [all...]
amdgpu_dcn10_hw_sequencer.c 330 DTN_INFO("MPCC: OPP DPP MPCCBOT MODE ALPHA_MODE PREMULT OVERLAP_ONLY IDLE\n");
1037 struct mpcc *mpcc_to_remove = NULL;
1171 /* num_opp will be equal to number of mpcc */
2143 struct mpcc *new_mpcc;
2184 * we do mpcc_remove but the mpcc cannot go to idle
2196 /* check if this MPCC is already being used */
2198 /* remove MPCC if being used */
2555 /* Disconnect unused mpcc */
2581 DC_LOG_DC("Reset mpcc for pipe %d\n",
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
amdgpu_dcn20_mpc.c 60 struct mpcc *mpcc = mpc1_get_mpcc(mpc, mpcc_id); local in function:mpc2_update_blending
76 mpcc->blnd_cfg = *blnd_cfg;
518 static void mpc2_init_mpcc(struct mpcc *mpcc, int mpcc_inst)
520 mpcc->mpcc_id = mpcc_inst;
521 mpcc->dpp_id = 0xf;
522 mpcc->mpcc_bot = NULL;
523 mpcc->blnd_cfg.overlap_only = false;
524 mpcc->blnd_cfg.global_alpha = 0xff
    [all...]
amdgpu_dcn20_hwseq.c 1185 new_pipe->update_flags.bits.mpcc = 1;
1223 * Assume mpcc inst = pipe index, if not this code needs to be updated
1224 * since mpcc is what is affected by these. In fact all of our sequence
1226 * same index mpcc reset.
1233 /* Detect mpcc blending changes, only dpp inst and bot matter here */
1241 new_pipe->update_flags.bits.mpcc = 1;
1366 if (pipe_ctx->update_flags.bits.mpcc
1369 // MPCC inst is equal to pipe index in practice
1595 /* Disconnect mpcc */
1600 DC_LOG_DC("Reset mpcc for pipe %d\n", dc->current_state->res_ctx.pipe_ctx[i].pipe_idx)
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
pxa300-raumfeld-speaker-one.dts 115 st,max-power-use-mpcc;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
core_types.h 267 uint32_t mpcc : 1; member in struct:pipe_update_flags::__anon10ef0c660308

Completed in 19 milliseconds