HomeSort by: relevance | last modified time | path
    Searched refs:n_32khz (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_afmt.c 105 amdgpu_afmt_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000);
amdgpu.h 1223 int n_32khz; member in struct:amdgpu_afmt_acr
amdgpu_dce_v10_0.c 1501 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
amdgpu_dce_v11_0.c 1543 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
amdgpu_dce_v6_0.c 1432 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
amdgpu_dce_v8_0.c 1461 WREG32(mmHDMI_ACR_32_1 + offset, acr.n_32khz);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/hw/
stream_encoder.h 61 uint32_t n_32khz; member in struct:audio_clock_info
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_dce3_1_afmt.c 189 HDMI0_ACR_N_32(acr->n_32khz),
radeon_evergreen_hdmi.c 93 WREG32(HDMI_ACR_32_1 + offset, acr->n_32khz);
radeon_r600_hdmi.c 201 HDMI0_ACR_N_32(acr->n_32khz),
radeon_audio.c 617 radeon_audio_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000);
radeon.h 2981 int n_32khz; member in struct:radeon_hdmi_acr
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
amdgpu_dce_stream_encoder.c 1332 audio_clock_info->n_32khz = 4096;
1409 REG_UPDATE(HDMI_ACR_32_1, HDMI_ACR_N_32, audio_clock_info.n_32khz);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_stream_encoder.c 1270 audio_clock_info->n_32khz = 4096;
1341 REG_UPDATE(HDMI_ACR_32_1, HDMI_ACR_N_32, audio_clock_info.n_32khz);

Completed in 75 milliseconds