HomeSort by: relevance | last modified time | path
    Searched refs:order_base_2 (Results 1 - 25 of 51) sorted by relevancy

1 2 3

  /src/sys/external/bsd/common/include/linux/
log2.h 70 order_base_2(unsigned long n) function
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/
nouveau_nvkm_engine_fifo_gpfifog84.c 74 ilength = order_base_2(args->v0.ilength / 8);
nouveau_nvkm_engine_fifo_gpfifonv50.c 74 ilength = order_base_2(args->v0.ilength / 8);
nouveau_nvkm_engine_fifo_gpfifogv100.c 184 ilength = order_base_2(ilength / 8);
nouveau_nvkm_engine_fifo_gpfifogf100.c 269 ilength = order_base_2(args->v0.ilength / 8);
nouveau_nvkm_engine_fifo_gpfifogk104.c 304 ilength = order_base_2(ilength / 8);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdkfd/
kfd_mqd_manager_cik.c 210 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1;
246 m->sdma_rlc_rb_cntl = order_base_2(q->queue_size / 4)
333 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1;
kfd_mqd_manager_v9.c 215 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1;
244 order_base_2(q->eop_ring_buffer_size / 4) - 1);
375 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4)
kfd_mqd_manager_vi.c 185 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1;
217 order_base_2(q->eop_ring_buffer_size / 4) - 1);
355 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4)
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/core/
nouveau_nvkm_core_ramht.c 158 ramht->bits = order_base_2(ramht->size);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_cik_ih.c 132 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4);
amdgpu_ih.c 53 rb_bufsz = order_base_2(ring_size / 4);
amdgpu_si_ih.c 80 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4);
amdgpu_cz_ih.c 134 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4);
amdgpu_iceland_ih.c 134 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4);
amdgpu_tonga_ih.c 130 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4);
amdgpu_navi10_ih.c 83 int rb_bufsz = order_base_2(ih->ring_size / 4);
amdgpu_gfx_v10_0.c 1583 (order_base_2(num_sc) << PA_SC_TILE_STEERING_OVERRIDE__NUM_SC__SHIFT) &
1586 (order_base_2(num_rb_per_sc) << PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SC__SHIFT) &
1589 (order_base_2(num_packer_per_sc) << PA_SC_TILE_STEERING_OVERRIDE__NUM_PACKER_PER_SC__SHIFT) &
2790 rb_bufsz = order_base_2(ring->ring_size / 8);
2831 rb_bufsz = order_base_2(ring->ring_size / 8);
3034 rb_bufsz = order_base_2(ring->ring_size / 4) - 1;
3244 (order_base_2(GFX10_MEC_HPD_SIZE / 4) - 1));
3291 (order_base_2(ring->ring_size / 4) - 1));
3293 ((order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1) << 8));
amdgpu_vcn_v2_5.c 856 rb_bufsz = order_base_2(ring->ring_size);
1036 rb_bufsz = order_base_2(ring->ring_size);
1250 rb_bufsz = order_base_2(ring->ring_size);
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_ni_dma.c 215 rb_bufsz = order_base_2(ring->ring_size / 4);
radeon_uvd_v1_0.c 382 rb_bufsz = order_base_2(ring->ring_size);
radeon_r600_dma.c 136 rb_bufsz = order_base_2(ring->ring_size / 4);
  /src/sys/external/bsd/drm2/dist/drm/
drm_bufs.c 257 map->size, order_base_2(map->size), map->handle);
792 order = order_base_2(request->size);
963 order = order_base_2(request->size);
1167 order = order_base_2(request->size);
1459 order = order_base_2(request->size);
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/instmem/
nouveau_nvkm_subdev_instmem_nv50.c 413 u8 page = max(order_base_2(align), 12);
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/mmu/
nouveau_nvkm_subdev_mmu_base.c 96 ptp->shift = order_base_2(size);

Completed in 34 milliseconds

1 2 3