| /src/sys/arch/amd64/include/ |
| frameasm.h | 34 #define CLI(temp_reg) \ 35 movq CPUVAR(CURLWP),%r ## temp_reg ; \ 36 cmpl $0, L_NOPREEMPT(%r ## temp_reg); \ 40 movl CPUVAR(IDEPTH), %e ## temp_reg; \ 41 test %e ## temp_reg, %e ## temp_reg; \ 43 movq $_C_LABEL(panicstr),%r ## temp_reg ; \ 44 cmpq $0, 0(%r ## temp_reg); \ 48 199: movq CPUVAR(VCPU),%r ## temp_reg ; \ 49 movb $1,EVTCHN_UPCALL_MASK(%r ## temp_reg); [all...] |
| /src/crypto/external/apache2/openssl/dist/crypto/sha/asm/ |
| sha1-ppc.pl | 86 my ($dst, $src, $temp_reg) = @_; 91 lwz $temp_reg,$src 92 rotlwi $dst,$temp_reg,8 93 rlwimi $dst,$temp_reg,24,0,7 94 rlwimi $dst,$temp_reg,24,16,23
|
| /src/crypto/external/bsd/openssl/dist/crypto/sha/asm/ |
| sha1-ppc.pl | 86 my ($dst, $src, $temp_reg) = @_; 91 lwz $temp_reg,$src 92 rotlwi $dst,$temp_reg,8 93 rlwimi $dst,$temp_reg,24,0,7 94 rlwimi $dst,$temp_reg,24,16,23
|
| /src/crypto/external/bsd/openssl.old/dist/crypto/sha/asm/ |
| sha1-ppc.pl | 82 my ($dst, $src, $temp_reg) = @_; 87 lwz $temp_reg,$src 88 rotlwi $dst,$temp_reg,8 89 rlwimi $dst,$temp_reg,24,0,7 90 rlwimi $dst,$temp_reg,24,16,23
|
| /src/external/gpl3/gcc/dist/gcc/config/nds32/ |
| nds32-md-auxiliary.cc | 2596 rtx temp_reg, temp_sub_reg; local 2606 lbi temp_reg, [mem + offset] 2607 sll temp_reg, (8 * shift) 2608 ior reg0, temp_reg 2610 lbi temp_reg, [mem + (offset + 1)] 2611 sll temp_reg, (8 * (shift + 1)) 2612 ior reg0, temp_reg */ 2614 temp_reg = gen_reg_rtx (SImode); 2615 temp_sub_reg = gen_lowpart (QImode, temp_reg); 2654 lbi temp_reg, [mem + offset 2689 rtx temp_reg, temp_sub_reg; local [all...] |
| /src/external/gpl3/gcc.old/dist/gcc/config/nds32/ |
| nds32-md-auxiliary.cc | 2596 rtx temp_reg, temp_sub_reg; local 2606 lbi temp_reg, [mem + offset] 2607 sll temp_reg, (8 * shift) 2608 ior reg0, temp_reg 2610 lbi temp_reg, [mem + (offset + 1)] 2611 sll temp_reg, (8 * (shift + 1)) 2612 ior reg0, temp_reg */ 2614 temp_reg = gen_reg_rtx (SImode); 2615 temp_sub_reg = gen_lowpart (QImode, temp_reg); 2654 lbi temp_reg, [mem + offset 2689 rtx temp_reg, temp_sub_reg; local [all...] |
| /src/external/gpl3/gcc.old/dist/gcc/config/tilepro/ |
| tilepro.cc | 994 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); 998 emit_insn (gen_addli_pcrel (temp_reg, text_label_rtx, orig, 1000 emit_insn (gen_auli_pcrel (temp_reg, temp_reg, orig, 1009 address = temp_reg; 1019 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); 1024 emit_insn (gen_add_got16 (temp_reg, 1032 emit_insn (gen_addlo_got32 (temp_reg, temp_reg2, orig)); 1035 address = temp_reg; 1085 rtx address, temp_reg; 990 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); local 1015 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); local 1081 rtx address, temp_reg; local [all...] |
| /src/external/gpl3/gcc.old/dist/gcc/config/tilegx/ |
| tilegx.cc | 1224 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); 1225 tilegx_compute_pcrel_address (temp_reg, orig); 1233 address = temp_reg; 1243 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); 1250 emit_insn (gen_add_got16_32bit (temp_reg, 1256 emit_insn (gen_add_got16 (temp_reg, 1276 emit_move_insn (temp_reg, 1281 address = temp_reg; 1330 rtx temp_reg; 1341 temp_reg = create_temp_reg_if_possible (Pmode, reg) 1220 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); local 1239 rtx temp_reg = create_temp_reg_if_possible (Pmode, reg); local 1326 rtx temp_reg; local [all...] |
| /src/external/gpl3/gcc/dist/gcc/config/rl78/ |
| rl78.cc | 631 rtx temp_reg = NULL; 638 temp_reg = operands[0]; 646 if (temp_reg) 647 emit_move_insn (temp_reg, operands[0]); 656 rtx temp_reg = NULL; 661 rtx temp_reg = gen_reg_rtx (GET_MODE (operands[1])); 662 emit_move_insn (temp_reg, operands[1]); 663 operands[1] = temp_reg; 668 temp_reg = operands[0]; 676 if (temp_reg) 628 rtx temp_reg = NULL; local 653 rtx temp_reg = NULL; local 658 rtx temp_reg = gen_reg_rtx (GET_MODE (operands[1])); local [all...] |
| /src/external/gpl3/gcc.old/dist/gcc/config/rl78/ |
| rl78.cc | 631 rtx temp_reg = NULL; 638 temp_reg = operands[0]; 646 if (temp_reg) 647 emit_move_insn (temp_reg, operands[0]); 656 rtx temp_reg = NULL; 661 rtx temp_reg = gen_reg_rtx (GET_MODE (operands[1])); 662 emit_move_insn (temp_reg, operands[1]); 663 operands[1] = temp_reg; 668 temp_reg = operands[0]; 676 if (temp_reg) 628 rtx temp_reg = NULL; local 653 rtx temp_reg = NULL; local 658 rtx temp_reg = gen_reg_rtx (GET_MODE (operands[1])); local [all...] |
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/ |
| amdgpu_iceland_smumgr.c | 2518 uint32_t temp_reg; local 2528 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_EMRS); 2533 ((temp_reg & 0xffff0000)) | 2540 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS); 2545 (temp_reg & 0xffff0000) | 2569 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1); 2574 (temp_reg & 0xffff0000) |
|
| amdgpu_ci_smumgr.c | 2589 uint32_t temp_reg; local 2599 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_EMRS); 2604 ((temp_reg & 0xffff0000)) | 2611 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS); 2616 (temp_reg & 0xffff0000) | 2639 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1); 2644 (temp_reg & 0xffff0000) |
|
| amdgpu_tonga_smumgr.c | 2981 uint32_t temp_reg; local 2991 temp_reg = cgs_read_register(hwmgr->device, 2997 ((temp_reg & 0xffff0000)) | 3004 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS); 3009 (temp_reg & 0xffff0000) | 3031 temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1); 3036 (temp_reg & 0xffff0000) |
|
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ |
| amdgpu_smu7_hwmgr.c | 2158 uint32_t temp_reg; local 2164 temp_reg = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCNB_PWRMGT_CNTL); 2167 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x1); 2170 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x2); 2173 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW, 0x1); 2176 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, FORCE_NB_PS1, 0x1) [all...] |
| /src/external/gpl3/gcc/dist/gcc/config/m68k/ |
| m68k.cc | 2420 TEMP_REG - if non-null, temporary register. */ 2423 m68k_wrap_symbol (rtx x, enum m68k_reloc reloc, rtx base_reg, rtx temp_reg) 2432 move.l <X>@<RELOC>,<TEMP_REG> 2433 add.l <BASE_REG>,<TEMP_REG> */ 2441 if (temp_reg == NULL) 2444 temp_reg = gen_reg_rtx (Pmode); 2447 emit_move_insn (temp_reg, x); 2448 emit_insn (gen_addsi3 (temp_reg, temp_reg, base_reg)); 2449 x = temp_reg; [all...] |
| /src/external/gpl3/gcc.old/dist/gcc/config/m68k/ |
| m68k.cc | 2416 TEMP_REG - if non-null, temporary register. */ 2419 m68k_wrap_symbol (rtx x, enum m68k_reloc reloc, rtx base_reg, rtx temp_reg) 2428 move.l <X>@<RELOC>,<TEMP_REG> 2429 add.l <BASE_REG>,<TEMP_REG> */ 2437 if (temp_reg == NULL) 2440 temp_reg = gen_reg_rtx (Pmode); 2443 emit_move_insn (temp_reg, x); 2444 emit_insn (gen_addsi3 (temp_reg, temp_reg, base_reg)); 2445 x = temp_reg; [all...] |
| /src/crypto/external/apache2/openssl/dist/crypto/aes/asm/ |
| aesni-mb-x86_64.pl | 738 $temp_reg=&pointer_register($flavour,$temp); 746 mov `$inp_elm_size*$i+$ptr_size-$inp_elm_size*4`($inp),$temp_reg 1037 $temp_reg=&pointer_register($flavour,$temp); 1045 mov `$inp_elm_size*$i+$ptr_size-$inp_elm_size*4`($inp),$temp_reg
|
| /src/crypto/external/bsd/openssl/dist/crypto/aes/asm/ |
| aesni-mb-x86_64.pl | 738 $temp_reg=&pointer_register($flavour,$temp); 746 mov `$inp_elm_size*$i+$ptr_size-$inp_elm_size*4`($inp),$temp_reg 1037 $temp_reg=&pointer_register($flavour,$temp); 1045 mov `$inp_elm_size*$i+$ptr_size-$inp_elm_size*4`($inp),$temp_reg
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_ni_dpm.c | 2718 u32 temp_reg; local 2725 temp_reg = RREG32(MC_PMG_CMD_EMRS); 2730 ((temp_reg & 0xffff0000)) | 2736 temp_reg = RREG32(MC_PMG_CMD_MRS); 2741 (temp_reg & 0xffff0000) | 2751 temp_reg = RREG32(MC_PMG_CMD_MRS1); 2756 (temp_reg & 0xffff0000) |
|
| radeon_ci_dpm.c | 4347 u32 temp_reg; local 4354 temp_reg = RREG32(MC_PMG_CMD_EMRS); 4359 ((temp_reg & 0xffff0000)) | ((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16); 4365 temp_reg = RREG32(MC_PMG_CMD_MRS); 4370 (temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff); 4391 temp_reg = RREG32(MC_PMG_CMD_MRS1); 4396 (temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
|
| /src/external/gpl3/gcc/dist/gcc/config/ |
| darwin.cc | 897 rtx temp_reg = (!can_create_pseudo_p () local 903 emit_insn (gen_macho_high (Pmode, temp_reg, asym)); 905 gen_rtx_LO_SUM (Pmode, temp_reg,
|
| /src/external/gpl3/gcc.old/dist/gcc/config/ |
| darwin.cc | 858 rtx temp_reg = (!can_create_pseudo_p () local 864 emit_insn (gen_macho_high (Pmode, temp_reg, asym)); 866 gen_rtx_LO_SUM (Pmode, temp_reg,
|
| /src/external/gpl3/gcc.old/dist/gcc/config/riscv/ |
| riscv.cc | 1633 rtx temp_reg; 1636 temp_reg = gen_reg_rtx (word_mode); 1638 emit_insn (gen_extend_insn (temp_reg, src, word_mode, mode, 1640 riscv_emit_move (dest, gen_lowpart (mode, temp_reg)); 1632 rtx temp_reg; local
|
| /src/external/gpl3/gcc/dist/gcc/config/loongarch/ |
| loongarch.cc | 9326 rtx temp_reg = gen_reg_rtx (d->vmode); local 9327 rtx conv_temp = simplify_gen_subreg (E_V4DImode, temp_reg, 9329 emit_move_insn (temp_reg, d->op0); 9364 emit_insn (gen_lasx_xvrepl128vei_d (d->target, temp_reg, 9368 emit_insn (gen_lasx_xvrepl128vei_d_f (d->target, temp_reg, 9372 emit_insn (gen_lasx_xvrepl128vei_w (d->target, temp_reg, 9376 emit_insn (gen_lasx_xvrepl128vei_w_f (d->target, temp_reg, 9380 emit_insn (gen_lasx_xvrepl128vei_h (d->target, temp_reg, 9384 emit_insn (gen_lasx_xvrepl128vei_b (d->target, temp_reg,
|
| /src/external/gpl3/gcc/dist/gcc/config/s390/ |
| s390.cc | 11752 /* Allocate SIZE bytes of stack space, using TEMP_REG as a temporary 11758 The return value is true if TEMP_REG has been clobbered. */ 11761 rtx temp_reg) 11803 /* From now on temp_reg will be the CFA register. */ 11804 s390_prologue_plus_offset (temp_reg, stack_pointer_rtx, 11814 emit_cmp_and_jump_insns (stack_pointer_rtx, temp_reg, 11823 temp_reg are supposed to be the same here. We just 11825 s390_prologue_plus_offset (stack_pointer_rtx, temp_reg, 11861 rtx temp_reg; 11873 temp_reg = gen_rtx_REG (Pmode, RETURN_REGNUM) 11860 rtx temp_reg; local [all...] |