HomeSort by: relevance | last modified time | path
    Searched refs:vce_states (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dpm.c 535 adev->pm.dpm.vce_states[i].evclk =
537 adev->pm.dpm.vce_states[i].ecclk =
539 adev->pm.dpm.vce_states[i].clk_idx =
541 adev->pm.dpm.vce_states[i].pstate =
907 return &adev->pm.dpm.vce_states[idx];
amdgpu_dpm.h 388 struct amd_vce_state vce_states[AMD_MAX_VCE_LEVELS]; member in struct:amdgpu_dpm
amdgpu_kv_dpm.c 2227 new_rps->evclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].evclk;
2228 new_rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk;
2254 if (sclk < adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].sclk)
2255 sclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].sclk;
2785 clock_array_index = adev->pm.dpm.vce_states[i].clk_idx;
2790 adev->pm.dpm.vce_states[i].sclk = sclk;
2791 adev->pm.dpm.vce_states[i].mclk = 0;
amdgpu_si_dpm.c 3472 rps->evclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].evclk;
3473 rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk;
3562 if (sclk < adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].sclk)
3563 sclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].sclk;
3564 if (mclk < adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].mclk)
3565 mclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].mclk;
7296 clock_array_index = adev->pm.dpm.vce_states[i].clk_idx;
7303 adev->pm.dpm.vce_states[i].sclk = sclk;
7304 adev->pm.dpm.vce_states[i].mclk = mclk;
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_trinity_dpm.c 1560 new_rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;
1561 new_rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
1578 if (ps->levels[i].sclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk)
1579 ps->levels[i].sclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk;
1812 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx;
1817 rdev->pm.dpm.vce_states[i].sclk = sclk;
1818 rdev->pm.dpm.vce_states[i].mclk = 0;
radeon_r600_dpm.c 1127 rdev->pm.dpm.vce_states[i].evclk =
1129 rdev->pm.dpm.vce_states[i].ecclk =
1131 rdev->pm.dpm.vce_states[i].clk_idx =
1133 rdev->pm.dpm.vce_states[i].pstate =
radeon_kv_dpm.c 2162 new_rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;
2163 new_rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
2189 if (sclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk)
2190 sclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk;
2717 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx;
2722 rdev->pm.dpm.vce_states[i].sclk = sclk;
2723 rdev->pm.dpm.vce_states[i].mclk = 0;
radeon_ci_dpm.c 810 rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;
811 rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
853 if (sclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk)
854 sclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk;
855 if (mclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk)
856 mclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk;
5627 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx;
5634 rdev->pm.dpm.vce_states[i].sclk = sclk;
5635 rdev->pm.dpm.vce_states[i].mclk = mclk;
radeon_si_dpm.c 3012 rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;
3013 rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
3102 if (sclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk)
3103 sclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk;
3104 if (mclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk)
3105 mclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk;
6889 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx;
6896 rdev->pm.dpm.vce_states[i].sclk = sclk;
6897 rdev->pm.dpm.vce_states[i].mclk = mclk;
radeon.h 1594 struct radeon_vce_state vce_states[RADEON_MAX_VCE_LEVELS]; member in struct:radeon_dpm
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
hwmgr.h 757 struct amd_vce_state vce_states[AMD_MAX_VCE_LEVELS]; member in struct:pp_hwmgr
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_amd_powerplay.c 875 return &hwmgr->vce_states[idx];
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_process_pptables_v1_0.c 1337 ppt_get_vce_state_table_entry_v1_0(hwmgr, j, &(hwmgr->vce_states[j]), NULL, &flags);

Completed in 41 milliseconds