| /src/sys/arch/amiga/amiga/ |
| cc_registers.h | 173 #define R_SPR1PTL 0x126
|
| /src/lib/libform/ |
| form.h | 136 #define REQ_CLR_EOL (KEY_MAX + 0x126) /* clear to the end of the line */
|
| /src/sys/arch/powerpc/include/ibm4xx/ |
| dcr4xx.h | 127 #define DCR_DMA0_POL 0x126 /* DMA Polarity Configuration Register */
|
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/ |
| fiji_ppsmc.h | 215 #define PPSMC_MSG_PCIE_DDIPhyPowerDown ((uint32_t) 0x126)
|
| smu7_ppsmc.h | 212 #define PPSMC_MSG_PCIE_DDIPhyPowerDown ((uint32_t) 0x126)
|
| tonga_ppsmc.h | 239 #define PPSMC_MSG_PCIE_DDIPhyPowerDown ((uint16_t) 0x126)
|
| /src/sys/external/gpl2/dts/dist/include/dt-bindings/input/ |
| linux-event-codes.h | 374 #define BTN_BASE 0x126
|
| /src/external/bsd/openldap/dist/libraries/libldap/ |
| t61.c | 107 0x2126, 0xc6, 0x0d0, 0x0aa, 0x126, 0x000, 0x132, 0x13f,
|
| /src/sys/arch/powerpc/powerpc/ |
| db_disasm.c | 581 { 0x126, "dma0_pol" },
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/ |
| bif_5_0_d.h | 439 #define mmPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SCH_2 0x126
|
| /src/sys/dev/qbus/ |
| qfont.c | 99 ,0x125 ,0x126 ,0x127 ,0x128 ,0x129 ,0x12a ,0x12b ,0x12c /* 152 */
134 ,0x125 ,0x126 ,0x127 ,0x128 ,0x129 ,0x12a ,0x12b ,0x12c /* 152 */
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/ |
| gmc_7_1_d.h | 1195 #define ixMC_IO_DEBUG_DQB3L_TXPHASE_D0 0x126
|
| gmc_8_1_d.h | 1299 #define ixMC_IO_DEBUG_DQB3L_TXPHASE_D0 0x126
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/ |
| gfx_8_0_enum.h | 422 CB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO1= 0x126,
1622 SC_PA3_SC_DATA_FIFO_RD = 0x126,
3583 #define SQ_DPP_ROW_RR6 0x126
|
| gfx_8_1_enum.h | 422 CB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO1= 0x126,
1640 SC_PA3_SC_DATA_FIFO_RD = 0x126,
3601 #define SQ_DPP_ROW_RR6 0x126
|
| gfx_7_2_enum.h | 1437 SC_PA3_SC_DATA_FIFO_RD = 0x126,
|
| /src/external/gpl3/binutils/dist/opcodes/ |
| sparc-opc.c | 2252 { "fpadds8", F3F(2, 0x36, 0x126), F3F(~2, ~0x36, ~0x126), "v,B,H", 0, 0, HWCAP2_SPARC5, v9m },
|
| /src/external/gpl3/binutils.old/dist/opcodes/ |
| sparc-opc.c | 2252 { "fpadds8", F3F(2, 0x36, 0x126), F3F(~2, ~0x36, ~0x126), "v,B,H", 0, 0, HWCAP2_SPARC5, v9m },
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/device/ |
| nouveau_nvkm_engine_device_base.c | 3190 case 0x126: device->chip = &nv126_chipset; break;
|
| /src/sys/lib/libkern/arch/hppa/ |
| milli.S | 1335 x126: zdep %r26,25,26,%r1 ! sub %r1,%r26,%r1 ! b e_shift ! sh1add %r1,%r29,%r29 label
|
| /src/external/gpl3/gcc.old/dist/libgcc/config/pa/ |
| milli64.S | 1955 LSYM(x126) t0__64a0 ! t0__t0ma0 ! b_e_shift ! r__r_2t0
|
| /src/sys/arch/sparc64/sparc64/ |
| locore.s | 819 STRAP(0x120); STRAP(0x121); STRAP(0x122); STRAP(0x123); STRAP(0x124); STRAP(0x125); STRAP(0x126); STRAP(0x127)
1030 STRAP(0x120); STRAP(0x121); STRAP(0x122); STRAP(0x123); STRAP(0x124); STRAP(0x125); STRAP(0x126); STRAP(0x127)
|
| /src/sys/dev/pci/cxgb/ |
| cxgb_regs.h | 4548 #define A_TP_RX_TRC_KEY3 0x126
|
| /src/external/gpl3/gcc.old/dist/libphobos/src/std/internal/ |
| unicode_tables.d | 6982 0x120, 0x122, 0x124, 0x126, 0x128, 0x12a, 0x12c, 0x12e, 0x49,
7287 0x120, 0x122, 0x124, 0x126, 0x128, 0x12a, 0x12c, 0x12e, 0x49,
10676 0x114, 0x116, 0x118, 0x11a, 0x11c, 0x11e, 0x120, 0x122, 0x124, 0x126,
10951 0x114, 0x116, 0x118, 0x11a, 0x11c, 0x11e, 0x120, 0x122, 0x124, 0x126,
|
| unicode_decomp.d | 1827 0xf0, 0x0, 0xf8, 0x301, 0x0, 0x126, 0x0, 0x127, 0x0, 0x131,
4587 0xf0, 0x0, 0xf8, 0x301, 0x0, 0x126, 0x0, 0x127, 0x0, 0x131,
|
