HomeSort by: relevance | last modified time | path
    Searched refs:x163 (Results 1 - 20 of 20) sorted by relevancy

  /src/tests/lib/libcurses/tests/
std_defines 82 assign KEY_CANCEL 0x163
  /src/lib/libcurses/
keyname.c 259 if (key == 0x163) {
curses.h 150 #define KEY_CANCEL 0x163 /* Cancel key */
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
fiji_ppsmc.h 279 #define PPSMC_MSG_UVDDPM_GetEnabledMask ((uint16_t) 0x163)
smu7_ppsmc.h 275 #define PPSMC_MSG_UVDDPM_GetEnabledMask ((uint16_t) 0x163)
tonga_ppsmc.h 304 #define PPSMC_MSG_UVDDPM_GetEnabledMask ((uint16_t) 0x163)
  /src/sys/external/gpl2/dts/dist/include/dt-bindings/input/
linux-event-codes.h 427 #define KEY_CLEAR 0x163
  /src/sys/arch/alpha/alpha/
db_disasm.c 548 { "divt/um", 0x163},
  /src/sys/arch/alpha/include/
alpha_instruction.h 523 #define op_divt_um 0x163
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
gmc_7_1_d.h 1256 #define ixMC_IO_DEBUG_DQB1H_TXSLF_D0 0x163
gmc_8_1_d.h 1360 #define ixMC_IO_DEBUG_DQB1H_TXSLF_D0 0x163
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_2_enum.h 1498 SC_PA0_SC_DATA_FIFO_EOPG_RD = 0x163,
3610 #define SQ_V_ASHR_I64 0x163
gfx_8_0_enum.h 483 CB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__INV0 = 0x163,
1683 SC_PA0_SC_DATA_FIFO_EOPG_RD = 0x163,
gfx_8_1_enum.h 483 CB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__INV0 = 0x163,
1701 SC_PA0_SC_DATA_FIFO_EOPG_RD = 0x163,
  /src/sys/lib/libkern/arch/hppa/
milli.S 1409 x163: sh3add %r26,%r26,%r1 ! sh3add %r1,%r1,%r1 ! b e_t0 ! sh1add %r1,%r26,%r1 label
  /src/sys/arch/sparc64/sparc64/
locore.s 831 STRAP(0x160); STRAP(0x161); STRAP(0x162); STRAP(0x163); STRAP(0x164); STRAP(0x165); STRAP(0x166); STRAP(0x167)
1038 STRAP(0x160); STRAP(0x161); STRAP(0x162); STRAP(0x163); STRAP(0x164); STRAP(0x165); STRAP(0x166); STRAP(0x167)
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_8_0_d.h 1069 #define mmSYMCLKD_CLOCK_ENABLE 0x163
dce_10_0_d.h 1220 #define mmSYMCLKD_CLOCK_ENABLE 0x163
dce_11_0_d.h 1033 #define mmSYMCLKD_CLOCK_ENABLE 0x163
dce_11_2_d.h 1112 #define mmSYMCLKD_CLOCK_ENABLE 0x163

Completed in 216 milliseconds