Searched refs:BRW_OPCODE_HALT (Results 1 - 25 of 28) sorted by relevance

12

/xsrc/external/mit/MesaLib/dist/src/intel/tools/
H A Di965_asm.c160 case BRW_OPCODE_HALT:
186 case BRW_OPCODE_HALT:
/xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/
H A Dbrw_eu_defines.h237 BRW_OPCODE_HALT = 42, enumerator in enum:opcode
H A Dbrw_disasm.c47 opcode == BRW_OPCODE_HALT;
60 opcode == BRW_OPCODE_HALT;
1664 opcode == BRW_OPCODE_HALT)) {
H A Dbrw_eu.c551 [BRW_OPCODE_HALT] = {
H A Dbrw_eu_compact.c1621 case BRW_OPCODE_HALT:
H A Dbrw_eu_emit.c1677 insn = next_insn(p, BRW_OPCODE_HALT);
2728 case BRW_OPCODE_HALT:
2816 case BRW_OPCODE_HALT:
H A Dbrw_fs_generator.cpp251 assert(brw_inst_opcode(p->devinfo, patch) == BRW_OPCODE_HALT);
/xsrc/external/mit/MesaLib/dist/src/intel/compiler/
H A Dbrw_fs_cse.cpp327 if (inst->opcode == BRW_OPCODE_HALT ||
H A Dbrw_eu.cpp651 { BRW_OPCODE_HALT, 42, "halt", 0, 0, GFX_ALL },
H A Dbrw_ir_performance.cpp602 case BRW_OPCODE_HALT:
1619 else if (inst->opcode == BRW_OPCODE_HALT && !halt_count++)
H A Dbrw_disasm.c47 opcode == BRW_OPCODE_HALT;
60 opcode == BRW_OPCODE_HALT;
1980 opcode == BRW_OPCODE_HALT ||
H A Dbrw_eu_defines.h239 BRW_OPCODE_HALT, enumerator in enum:opcode
H A Dbrw_fs_generator.cpp254 assert(brw_inst_opcode(p->devinfo, patch) == BRW_OPCODE_HALT);
2455 case BRW_OPCODE_HALT:
H A Dbrw_schedule_instructions.cpp1030 n->exit = (n->inst->opcode == BRW_OPCODE_HALT ? n : NULL);
H A Dbrw_eu_emit.c1798 insn = next_insn(p, BRW_OPCODE_HALT);
2932 case BRW_OPCODE_HALT:
3023 case BRW_OPCODE_HALT:
H A Dbrw_eu_compact.c2539 case BRW_OPCODE_HALT:
/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Dbrw_defines.h586 #define BRW_OPCODE_HALT 42 macro
/xsrc/external/mit/xf86-video-intel/dist/xvmc/
H A Dbrw_defines.h586 #define BRW_OPCODE_HALT 42 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Dbrw_defines.h586 #define BRW_OPCODE_HALT 42 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
H A Dbrw_defines.h586 #define BRW_OPCODE_HALT 42 macro
/xsrc/external/mit/xf86-video-intel-old/dist/src/
H A Dbrw_defines.h579 #define BRW_OPCODE_HALT 42 macro
/xsrc/external/mit/xf86-video-intel/dist/src/sna/brw/
H A Dbrw_disasm.c81 [BRW_OPCODE_HALT] = { .name = "halt", .nsrc = 1, .ndst = 0 },
H A Dbrw_eu.h176 BRW_OPCODE_HALT = 42, enumerator in enum:opcode
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/brw/
H A Dbrw_disasm.c81 [BRW_OPCODE_HALT] = { .name = "halt", .nsrc = 1, .ndst = 0 },
H A Dbrw_eu.h176 BRW_OPCODE_HALT = 42, enumerator in enum:opcode

Completed in 174 milliseconds

12