Searched refs:I830_CTXREG_ENABLES_2 (Results 1 - 4 of 4) sorted by relevance

/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i915/
H A Di830_state.c446 i830->state.Ctx[I830_CTXREG_ENABLES_2] &= ~ENABLE_DIS_DEPTH_WRITE_MASK;
449 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= ENABLE_DEPTH_WRITE;
451 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= DISABLE_DEPTH_WRITE;
670 tmp = ((i830->state.Ctx[I830_CTXREG_ENABLES_2] & ~WRITEMASK_MASK) |
677 if (tmp != i830->state.Ctx[I830_CTXREG_ENABLES_2]) {
679 i830->state.Ctx[I830_CTXREG_ENABLES_2] = tmp;
795 i830->state.Ctx[I830_CTXREG_ENABLES_2] &= ~ENABLE_DITHER;
798 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= ENABLE_DITHER;
800 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= DISABLE_DITHER;
871 i830->state.Ctx[I830_CTXREG_ENABLES_2] |
[all...]
H A Di830_context.h78 #define I830_CTXREG_ENABLES_2 8 macro
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i915/
H A Di830_state.c446 i830->state.Ctx[I830_CTXREG_ENABLES_2] &= ~ENABLE_DIS_DEPTH_WRITE_MASK;
449 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= ENABLE_DEPTH_WRITE;
451 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= DISABLE_DEPTH_WRITE;
670 tmp = ((i830->state.Ctx[I830_CTXREG_ENABLES_2] & ~WRITEMASK_MASK) |
677 if (tmp != i830->state.Ctx[I830_CTXREG_ENABLES_2]) {
679 i830->state.Ctx[I830_CTXREG_ENABLES_2] = tmp;
795 i830->state.Ctx[I830_CTXREG_ENABLES_2] &= ~ENABLE_DITHER;
798 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= ENABLE_DITHER;
800 i830->state.Ctx[I830_CTXREG_ENABLES_2] |= DISABLE_DITHER;
871 i830->state.Ctx[I830_CTXREG_ENABLES_2] |
[all...]
H A Di830_context.h78 #define I830_CTXREG_ENABLES_2 8 macro

Completed in 5 milliseconds