Searched refs:OUT_RING_REG (Results 1 - 14 of 14) sorted by relevance

/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_accel.c227 OUT_RING_REG(R300_RB3D_DSTCACHE_CTLSTAT, R300_DC_FLUSH_3D | R300_DC_FREE_3D);
228 OUT_RING_REG(R300_RB3D_ZCACHE_CTLSTAT, R300_ZC_FLUSH | R300_ZC_FREE);
229 OUT_RING_REG(RADEON_WAIT_UNTIL, RADEON_WAIT_2D_IDLECLEAN | RADEON_WAIT_3D_IDLECLEAN);
233 OUT_RING_REG(R300_GB_AA_CONFIG, 0);
234 OUT_RING_REG(R300_RB3D_DSTCACHE_CTLSTAT, R300_DC_FLUSH_3D | R300_DC_FREE_3D);
235 OUT_RING_REG(R300_RB3D_ZCACHE_CTLSTAT, R300_ZC_FLUSH | R300_ZC_FREE);
239 OUT_RING_REG(R300_GA_POLY_MODE, R300_FRONT_PTYPE_TRIANGE | R300_BACK_PTYPE_TRIANGE);
240 OUT_RING_REG(R300_GA_ROUND_MODE, (R300_GEOMETRY_ROUND_NEAREST |
242 OUT_RING_REG(R300_GA_COLOR_CONTROL, (R300_RGB0_SHADING_GOURAUD |
250 OUT_RING_REG(R300_GA_OFFSE
[all...]
H A Dradeon_textured_videofuncs.c119 OUT_RING_REG(RADEON_RB3D_CNTL, dst_format);
122 OUT_RING_REG(RADEON_RB3D_BLENDCNTL,
140 OUT_RING_REG(RADEON_SE_VTX_FMT, (RADEON_SE_VTX_FMT_XY |
144 OUT_RING_REG(RADEON_PP_CNTL, (RADEON_TEX_0_ENABLE | RADEON_TEX_BLEND_0_ENABLE |
150 OUT_RING_REG(RADEON_PP_TXFILTER_0,
156 OUT_RING_REG(RADEON_PP_TXFORMAT_0, txformat | RADEON_TXFORMAT_ST_ROUTE_STQ0);
158 OUT_RING_REG(RADEON_PP_TXCBLEND_0,
164 OUT_RING_REG(RADEON_PP_TXABLEND_0,
171 OUT_RING_REG(RADEON_PP_TEX_SIZE_0,
174 OUT_RING_REG(RADEON_PP_TEX_PITCH_
[all...]
H A Dradeon_exa_render.c432 OUT_RING_REG(RADEON_PP_TXFILTER_0, txfilter);
433 OUT_RING_REG(RADEON_PP_TXFORMAT_0, txformat);
434 OUT_RING_REG(RADEON_PP_TEX_SIZE_0,
437 OUT_RING_REG(RADEON_PP_TEX_PITCH_0, txpitch - 32);
442 OUT_RING_REG(RADEON_PP_TXFILTER_1, txfilter);
443 OUT_RING_REG(RADEON_PP_TXFORMAT_1, txformat);
445 OUT_RING_REG(RADEON_PP_TEX_SIZE_1,
448 OUT_RING_REG(RADEON_PP_TEX_PITCH_1, txpitch - 32);
642 OUT_RING_REG(RADEON_PP_CNTL, pp_cntl);
643 OUT_RING_REG(RADEON_RB3D_CNT
[all...]
H A Dradeon_exa_funcs.c73 OUT_RING_REG(RADEON_DEFAULT_SC_BOTTOM_RIGHT, info->state_2d.default_sc_bottom_right);
74 OUT_RING_REG(RADEON_DP_GUI_MASTER_CNTL, info->state_2d.dp_gui_master_cntl);
75 OUT_RING_REG(RADEON_DP_BRUSH_FRGD_CLR, info->state_2d.dp_brush_frgd_clr);
76 OUT_RING_REG(RADEON_DP_BRUSH_BKGD_CLR, info->state_2d.dp_brush_bkgd_clr);
77 OUT_RING_REG(RADEON_DP_SRC_FRGD_CLR, info->state_2d.dp_src_frgd_clr);
78 OUT_RING_REG(RADEON_DP_SRC_BKGD_CLR, info->state_2d.dp_src_bkgd_clr);
79 OUT_RING_REG(RADEON_DP_WRITE_MASK, info->state_2d.dp_write_mask);
80 OUT_RING_REG(RADEON_DP_CNTL, info->state_2d.dp_cntl);
82 OUT_RING_REG(RADEON_DST_PITCH_OFFSET, info->state_2d.dst_pitch_offset);
86 OUT_RING_REG(RADEON_SRC_PITCH_OFFSE
[all...]
H A Dradeon.h939 #define OUT_RING_REG(reg, val) \ macro
1014 OUT_RING_REG((reg), (value)); \
1022 OUT_RING_REG((reg), (offset)); \
1028 OUT_RING_REG((reg), value); \
H A Dradeon_textured_video.c181 #define OUT_ACCEL_REG_F(reg, val) OUT_RING_REG(reg, F_TO_DW(val))
/xsrc/external/mit/xf86-video-r128/dist/src/
H A Dr128_accel.c1118 OUT_RING_REG( R128_DP_GUI_MASTER_CNTL,
1124 OUT_RING_REG( R128_DP_BRUSH_FRGD_CLR, color );
1125 OUT_RING_REG( R128_DP_WRITE_MASK, planemask );
1126 OUT_RING_REG( R128_DP_CNTL, (R128_DST_X_LEFT_TO_RIGHT |
1145 OUT_RING_REG( R128_DST_Y_X, (y << 16) | x );
1146 OUT_RING_REG( R128_DST_WIDTH_HEIGHT, (w << 16) | h );
1170 OUT_RING_REG( R128_DP_GUI_MASTER_CNTL,
1177 OUT_RING_REG( R128_DP_WRITE_MASK, planemask );
1178 OUT_RING_REG( R128_DP_CNTL,
1187 OUT_RING_REG( R128_CLR_CMP_CLR_SR
[all...]
H A Dr128_exa.c137 OUT_RING_REG( R128_DEFAULT_SC_BOTTOM_RIGHT, info->state_2d.default_sc_bottom_right );
138 OUT_RING_REG( R128_DP_GUI_MASTER_CNTL, info->state_2d.dp_gui_master_cntl );
139 OUT_RING_REG( R128_DP_BRUSH_FRGD_CLR, info->state_2d.dp_brush_frgd_clr );
140 OUT_RING_REG( R128_DP_BRUSH_BKGD_CLR, info->state_2d.dp_brush_bkgd_clr );
141 OUT_RING_REG( R128_DP_SRC_FRGD_CLR, info->state_2d.dp_src_frgd_clr );
142 OUT_RING_REG( R128_DP_SRC_BKGD_CLR, info->state_2d.dp_src_bkgd_clr );
143 OUT_RING_REG( R128_DP_WRITE_MASK, info->state_2d.dp_write_mask );
144 OUT_RING_REG( R128_DP_CNTL, info->state_2d.dp_cntl );
146 OUT_RING_REG( R128_DST_PITCH_OFFSET, info->state_2d.dst_pitch_offset );
147 if (has_src) OUT_RING_REG( R128_SRC_PITCH_OFFSE
[all...]
H A Dr128_exa_render.c386 OUT_RING_REG(R128_SCALE_3D_CNTL, \
392 OUT_RING_REG(R128_SETUP_CNTL, \
399 OUT_RING_REG(R128_PM4_VC_FPU_SETUP, \
412 OUT_RING_REG(R128_PLANE_3D_MASK_C, 0xffffffff); \
413 OUT_RING_REG(R128_CONSTANT_COLOR_C, 0xff000000); \
538 OUT_RING_REG(R128_MISC_3D_STATE_CNTL_REG,
543 OUT_RING_REG(R128_TEX_CNTL_C,
548 OUT_RING_REG(R128_PC_GUI_CTLSTAT, R128_PC_FLUSH_GUI);
H A Dr128.h669 OUT_RING_REG( R128_RE_TOP_LEFT, info->re_top_left ); \
670 OUT_RING_REG( R128_RE_WIDTH_HEIGHT, info->re_width_height ); \
671 OUT_RING_REG( R128_AUX_SC_CNTL, info->aux_sc_cntl ); \
715 #define OUT_RING_REG( reg, val ) \ macro
/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_accel.c612 #define OUT_ACCEL_REG(reg, val) OUT_RING_REG(reg, val)
900 OUT_RING_REG(RADEON_RBBM_GUICNTL,
903 OUT_RING_REG(RADEON_RBBM_GUICNTL,
906 OUT_RING_REG(RADEON_RBBM_GUICNTL,
H A Dradeon_exa.c690 #define OUT_ACCEL_REG(reg, val) OUT_RING_REG(reg, val)
H A Dradeon_textured_video.c172 #define OUT_ACCEL_REG(reg, val) OUT_RING_REG(reg, val)
H A Dradeon.h1489 #define OUT_RING_REG(reg, val) \ macro

Completed in 22 milliseconds