Searched refs:R500_DYN_SCLK_PWMEM_PIPE (Results 1 - 3 of 3) sorted by relevance

/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_accel.c484 OUTPLL(pScrn, R500_DYN_SCLK_PWMEM_PIPE, (1 | ((gb_pipe_sel >> 8) & 0xf) << 4));
H A Dradeon_reg.h5649 #define R500_DYN_SCLK_PWMEM_PIPE 0x000d /* PLL */ macro
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dradeon_reg.h5649 #define R500_DYN_SCLK_PWMEM_PIPE 0x000d /* PLL */ macro

Completed in 57 milliseconds