Searched refs:SR21 (Results 1 - 9 of 9) sorted by relevance

/xsrc/external/mit/xf86-video-siliconmotion/dist/src/
H A Dsmilynx_output.c95 reg->SR21 &= ~0x10; /* Enable LCD framebuffer read operation and DSTN dithering engine */
100 reg->SR21 &= ~0x10; /* Enable LCD framebuffer read operation and DSTN dithering engine */
101 reg->SR21 &= ~0x20; /* Enable LCD framebuffer write operation */
110 reg->SR21 |= 0x30; /* Disable LCD framebuffer r/w operation */
116 VGAOUT8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, reg->SR21);
216 VGAOUT8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, mode->SR21 & ~0x88); /* Enable DAC and color palette RAM */
227 VGAOUT8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, mode->SR21);
H A Dsmilynx_hw.c75 mode->SR21 |= 0xB0;
99 mode->SR21 = 0x00;
125 VGAOUT8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, mode->SR21);
182 save->SR21 = VGAIN8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21);
342 VGAOUT8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, restore->SR21);
H A Dsmi.h142 CARD8 SR20, SR21, SR22, SR23, SR24; member in struct:__anon910553c20108
217 CARD8 SR21Value; /* PDR#521: original SR21
H A Dsmilynx_crtc.c865 reg->SR21 |= 0x88; /* Disable DAC and color palette RAM */
867 reg->SR21 &= ~0x88; /* Enable DAC and color palette RAM */
873 VGAOUT8_INDEX(pSmi, VGA_SEQ_INDEX, VGA_SEQ_DATA, 0x21, reg->SR21);
/xsrc/external/mit/xf86-video-cirrus/dist/src/
H A Dalp.h25 SR21, enumerator in enum:__anon803a14c70103
H A Dalp_driver.c1144 pCir->chip.alp->ModeReg.ExtVga[SR21] = pCir->chip.alp->SavedReg.ExtVga[SR21] = hwp->readSeq(hwp, 0x21);
1186 hwp->writeSeq(hwp, 0x21, cirReg->ExtVga[SR21]);
1286 pCir->chip.alp->ModeReg.ExtVga[SR21] |= 0x10;
/xsrc/external/mit/xf86-video-xgi/dist/src/
H A Dvb_struct.h493 UCHAR SR21; member in struct:_VB_DEVICE_INFO
H A Dvb_init.c594 pVBInfo->SR21 &= 0xEF ;
596 XGI_SetReg((XGIIOADDRESS) pVBInfo->P3c4 , 0x21 , pVBInfo->SR21 ) ;
612 XGI_SetReg((XGIIOADDRESS) pVBInfo->P3c4, 0x21, pVBInfo->SR21);
3111 pVBInfo->SR21 = pVideoMemory[0x76];
H A Dvb_setmode.c367 pVBInfo->SR21 = XGI330_SR21;
4546 /* Copy SR21 to 2nd chip */

Completed in 23 milliseconds