Searched refs:STENCIL_INVERT (Results 1 - 17 of 17) sorted by relevance

/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/freedreno/
H A Dfreedreno_util.c173 return STENCIL_INVERT;
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/freedreno/
H A Dfreedreno_util.c173 return STENCIL_INVERT;
/xsrc/external/mit/MesaLib.old/dist/src/freedreno/registers/
H A Dadreno_common.xml.h80 STENCIL_INVERT = 5, enumerator in enum:adreno_stencil_op
/xsrc/external/mit/MesaLib.old/dist/src/freedreno/vulkan/
H A Dtu_pipeline.c239 return STENCIL_INVERT;
/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dcayman_reg_auto.h2509 STENCIL_INVERT = 0x05, enumerator in enum:__anon0cfe7e3e0103
2519 /* STENCIL_INVERT = 0x05, */
2529 /* STENCIL_INVERT = 0x05, */
2549 /* STENCIL_INVERT = 0x05, */
2559 /* STENCIL_INVERT = 0x05, */
2569 /* STENCIL_INVERT = 0x05, */
H A Devergreen_reg_auto.h2420 STENCIL_INVERT = 0x05, enumerator in enum:__anonfee943480103
2430 /* STENCIL_INVERT = 0x05, */
2440 /* STENCIL_INVERT = 0x05, */
2460 /* STENCIL_INVERT = 0x05, */
2470 /* STENCIL_INVERT = 0x05, */
2480 /* STENCIL_INVERT = 0x05, */
H A Dr600_reg_auto_r6xx.h1854 STENCIL_INVERT = 0x05, enumerator in enum:__anoncdc68ae40103
1864 /* STENCIL_INVERT = 0x05, */
1874 /* STENCIL_INVERT = 0x05, */
1894 /* STENCIL_INVERT = 0x05, */
1904 /* STENCIL_INVERT = 0x05, */
1914 /* STENCIL_INVERT = 0x05, */
/xsrc/external/mit/xf86-video-ati-kms/dist/src/
H A Dcayman_reg_auto.h2509 STENCIL_INVERT = 0x05, enumerator in enum:__anon95224e760103
2519 /* STENCIL_INVERT = 0x05, */
2529 /* STENCIL_INVERT = 0x05, */
2549 /* STENCIL_INVERT = 0x05, */
2559 /* STENCIL_INVERT = 0x05, */
2569 /* STENCIL_INVERT = 0x05, */
H A Devergreen_reg_auto.h2420 STENCIL_INVERT = 0x05, enumerator in enum:__anon2a59c8800103
2430 /* STENCIL_INVERT = 0x05, */
2440 /* STENCIL_INVERT = 0x05, */
2460 /* STENCIL_INVERT = 0x05, */
2470 /* STENCIL_INVERT = 0x05, */
2480 /* STENCIL_INVERT = 0x05, */
H A Dr600_reg_auto_r6xx.h1854 STENCIL_INVERT = 0x05, enumerator in enum:__anonf937101c0103
1864 /* STENCIL_INVERT = 0x05, */
1874 /* STENCIL_INVERT = 0x05, */
1894 /* STENCIL_INVERT = 0x05, */
1904 /* STENCIL_INVERT = 0x05, */
1914 /* STENCIL_INVERT = 0x05, */
/xsrc/external/mit/MesaLib/dist/src/amd/registers/
H A Dgfx7.json755 {"name": "STENCIL_INVERT", "value": 7},
H A Dgfx6.json723 {"name": "STENCIL_INVERT", "value": 7},
H A Dgfx8.json777 {"name": "STENCIL_INVERT", "value": 7},
H A Dgfx81.json834 {"name": "STENCIL_INVERT", "value": 7},
H A Dgfx9.json907 {"name": "STENCIL_INVERT", "value": 7},
H A Dgfx10.json678 {"name": "STENCIL_INVERT", "value": 7},
H A Dgfx103.json585 {"name": "STENCIL_INVERT", "value": 7},

Completed in 524 milliseconds