| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeon/ |
| H A D | radeon_vce_50.c | 75 signed luma_offset, chroma_offset, bs_offset; local in function:encode
171 si_vce_frame_offset(enc, l0, &luma_offset, &chroma_offset);
176 RVCE_CS(chroma_offset); // chromaOffset
197 si_vce_frame_offset(enc, l1, &luma_offset, &chroma_offset);
202 RVCE_CS(chroma_offset); // chromaOffset
211 si_vce_frame_offset(enc, si_current_slot(enc), &luma_offset, &chroma_offset);
213 RVCE_CS(chroma_offset); // encReconstructedChromaOffset
|
| H A D | radeon_vce_40_2_2.c | 291 signed luma_offset, chroma_offset; local in function:encode
358 si_vce_frame_offset(enc, l0, &luma_offset, &chroma_offset);
363 RVCE_CS(chroma_offset); // chromaOffset
384 si_vce_frame_offset(enc, l1, &luma_offset, &chroma_offset);
389 RVCE_CS(chroma_offset); // chromaOffset
398 si_vce_frame_offset(enc, si_current_slot(enc), &luma_offset, &chroma_offset);
400 RVCE_CS(chroma_offset); // encReconstructedChromaOffset
|
| H A D | radeon_vce_52.c | 208 signed luma_offset, chroma_offset, bs_offset; local in function:encode
327 si_vce_frame_offset(enc, l0, &luma_offset, &chroma_offset);
332 RVCE_CS(chroma_offset);
364 si_vce_frame_offset(enc, l1, &luma_offset, &chroma_offset);
369 RVCE_CS(chroma_offset);
383 si_vce_frame_offset(enc, si_current_slot(enc), &luma_offset, &chroma_offset);
385 RVCE_CS(chroma_offset);
|
| H A D | radeon_vce.c | 220 signed *luma_offset, signed *chroma_offset)
235 *chroma_offset = *luma_offset + pitch * vpitch;
219 si_vce_frame_offset(struct rvce_encoder * enc,struct rvce_cpb_slot * slot,signed * luma_offset,signed * chroma_offset) argument
|
| H A D | radeon_uvd_enc.h | 308 uint32_t chroma_offset; member in struct:ruvd_enc_reconstructed_picture_s
|
| H A D | radeon_vcn_enc.h | 342 uint32_t chroma_offset; member in struct:rvcn_enc_reconstructed_picture_s
|
| H A D | radeon_vce.h | 418 signed *luma_offset, signed *chroma_offset);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeon/ |
| H A D | radeon_vce_50.c | 72 signed luma_offset, chroma_offset, bs_offset; local in function:encode
168 si_vce_frame_offset(enc, l0, &luma_offset, &chroma_offset);
173 RVCE_CS(chroma_offset); // chromaOffset
194 si_vce_frame_offset(enc, l1, &luma_offset, &chroma_offset);
199 RVCE_CS(chroma_offset); // chromaOffset
208 si_vce_frame_offset(enc, si_current_slot(enc), &luma_offset, &chroma_offset);
210 RVCE_CS(chroma_offset); // encReconstructedChromaOffset
|
| H A D | radeon_vce_40_2_2.c | 288 signed luma_offset, chroma_offset; local in function:encode
355 si_vce_frame_offset(enc, l0, &luma_offset, &chroma_offset);
360 RVCE_CS(chroma_offset); // chromaOffset
381 si_vce_frame_offset(enc, l1, &luma_offset, &chroma_offset);
386 RVCE_CS(chroma_offset); // chromaOffset
395 si_vce_frame_offset(enc, si_current_slot(enc), &luma_offset, &chroma_offset);
397 RVCE_CS(chroma_offset); // encReconstructedChromaOffset
|
| H A D | radeon_vce_52.c | 215 signed luma_offset, chroma_offset, bs_offset; local in function:encode
335 si_vce_frame_offset(enc, l0, &luma_offset, &chroma_offset);
340 RVCE_CS(chroma_offset);
372 si_vce_frame_offset(enc, l1, &luma_offset, &chroma_offset);
377 RVCE_CS(chroma_offset);
391 si_vce_frame_offset(enc, si_current_slot(enc), &luma_offset, &chroma_offset);
393 RVCE_CS(chroma_offset);
|
| H A D | radeon_vcn_enc.h | 329 uint32_t chroma_offset; member in struct:rvcn_enc_reconstructed_picture_s
336 uint32_t chroma_offset; member in struct:rvcn_enc_pre_encode_input_picture_s::__anone7cf0b36060a::__anone7cf0b360708
|
| H A D | radeon_vce.c | 217 signed *chroma_offset)
232 *chroma_offset = *luma_offset + pitch * vpitch;
216 si_vce_frame_offset(struct rvce_encoder * enc,struct rvce_cpb_slot * slot,signed * luma_offset,signed * chroma_offset) argument
|
| H A D | radeon_vcn_enc_2_0.c | 466 enc->enc_pic.ctx_buf.reconstructed_pictures[i].chroma_offset = offset;
479 RADEON_ENC_CS(enc->enc_pic.ctx_buf.reconstructed_pictures[i].chroma_offset);
|
| H A D | radeon_uvd_enc.h | 284 uint32_t chroma_offset; member in struct:ruvd_enc_reconstructed_picture_s
|
| H A D | radeon_vce.h | 426 signed *chroma_offset);
|
| /xsrc/external/mit/libdrm/dist/tests/amdgpu/ |
| H A D | vce_tests.c | 355 uint64_t luma_offset, chroma_offset; local in function:amdgpu_cs_vce_encode_idr
361 chroma_offset = luma_offset + luma_size;
388 ib_cpu[len + 11] = chroma_offset >> 32;
389 ib_cpu[len + 12] = chroma_offset;
404 uint64_t luma_offset, chroma_offset; local in function:amdgpu_cs_vce_encode_p
411 chroma_offset = luma_offset + luma_size;
441 ib_cpu[len + 11] = chroma_offset >> 32;
442 ib_cpu[len + 12] = chroma_offset;
568 uint64_t luma_offset, chroma_offset; local in function:amdgpu_cs_vce_mv
575 chroma_offset
[all...] |
| H A D | uvd_enc_tests.c | 331 uint64_t luma_offset, chroma_offset; local in function:amdgpu_cs_uvd_enc_encode
434 chroma_offset = luma_offset + luma_size;
441 ib_cpu[len++] = chroma_offset >> 32;
442 ib_cpu[len++] = chroma_offset;
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/ |
| H A D | radeon_vce.c | 226 signed *luma_offset, signed *chroma_offset)
235 *chroma_offset = *luma_offset + pitch * vpitch;
225 rvce_frame_offset(struct rvce_encoder * enc,struct rvce_cpb_slot * slot,signed * luma_offset,signed * chroma_offset) argument
|
| H A D | radeon_vce.h | 424 signed *luma_offset, signed *chroma_offset);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/ |
| H A D | radeon_vce.c | 230 signed *luma_offset, signed *chroma_offset)
239 *chroma_offset = *luma_offset + pitch * vpitch;
229 rvce_frame_offset(struct rvce_encoder * enc,struct rvce_cpb_slot * slot,signed * luma_offset,signed * chroma_offset) argument
|
| H A D | radeon_vce.h | 424 signed *luma_offset, signed *chroma_offset);
|