| /xsrc/external/mit/twm/dist/src/ |
| H A D | icons.c | 44 static void splitEntry(IconEntry *ie, int grav1, int grav2, int w, int h); 46 static IconEntry *prevIconEntry(IconEntry *ie, IconRegion *ir); 47 static void mergeEntries(IconEntry *old, IconEntry *ie); 50 splitEntry(IconEntry *ie, int grav1, int grav2, int w, int h) argument 57 if (w != ie->w) 58 splitEntry(ie, grav2, grav1, w, ie->h); 59 if (h != ie->h) { 63 entry->next = ie->next; 64 ie 112 IconEntry *ie; local in function:PlaceIcon 146 IconEntry *ie; local in function:FindIconEntry 206 prevIconEntry(IconEntry * ie,IconRegion * ir) argument 221 mergeEntries(IconEntry * old,IconEntry * ie) argument 238 IconEntry *ie, *ip, *in; local in function:IconDown [all...] |
| /xsrc/external/mit/ctwm/dist/ |
| H A D | icons.c | 44 static void splitIconRegionEntry(IconEntry *ie, RegGravity grav1, 49 static IconEntry *prevIconEntry(IconEntry *ie, IconRegion *ir); 50 static void mergeEntries(IconEntry *old, IconEntry *ie); 79 splitIconRegionEntry(IconEntry *ie, RegGravity grav1, RegGravity grav2, argument 85 if(w != ie->w) { 86 splitIconRegionEntry(ie, grav2, grav1, w, ie->h); 88 if(h != ie->h) { 90 new->next = ie->next; 91 ie 220 IconEntry *ie; local in function:PlaceIcon 377 IconEntry *ie; local in function:FindIconEntry 396 prevIconEntry(IconEntry * ie,IconRegion * ir) argument 414 mergeEntries(IconEntry * old,IconEntry * ie) argument 917 IconEntry *ie, *ip, *in; local in function:IconDown [all...] |
| /xsrc/external/mit/xf86-video-intel-old/dist/src/xvmc/ |
| H A D | intel_batchbuffer.c | 54 drmI830IrqEmit ie; local in function:intelEmitIrqLocked 57 ie.irq_seq = &seq; 59 &ie, sizeof(ie));
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/computerator/ |
| H A D | README.rst | 18 The order of the ``@buf`` headers determines the index, ie the first 22 const register, ie ``@const(c1.x) 1.0, 2.0, 3.0, 4.0`` will populate 27 with the workgroup-id (must be a high-reg, ie. ``r48.x`` and above)
|
| /xsrc/external/mit/fontconfig/dist/conf.d/ |
| H A D | 10-scale-bitmap-fonts.conf | 22 For non-scalable bitmap fonts (ie. non-color), skip
|
| H A D | 35-lang-normalize.conf | 459 <!-- ie* -> ie --> 461 <test name="lang" compare="contains"><string>ie</string></test> 462 <edit name="lang" mode="assign" binding="same"><string>ie</string></edit>
|
| /xsrc/external/mit/xf86-video-intel/dist/test/ |
| H A D | present-speed.c | 263 xcb_present_idle_notify_event_t *ie = (xcb_present_idle_notify_event_t *)ev; local in function:run 264 assert(ie->serial < N_BACK); 265 buffer[ie->serial].busy = 0; 267 b = &buffer[ie->serial]; 501 xcb_present_idle_notify_event_t *ie = (xcb_present_idle_notify_event_t *)ev; local in function:perpixel 502 assert(ie->serial < N_BACK); 503 pp[i].buffer[ie->serial].busy = 0; 505 b = &pp[i].buffer[ie->serial];
|
| /xsrc/external/mit/xf86-video-intel/dist/benchmarks/ |
| H A D | dri3-swap.c | 260 xcb_present_idle_notify_event_t *ie = (xcb_present_idle_notify_event_t *)ev; local in function:run 261 assert(ie->serial < N_BACK); 262 buffer[ie->serial].busy = 0; 264 b = &buffer[ie->serial];
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/docs/source/drivers/freedreno/ |
| H A D | ir3-notes.rst | 24 A single vertex/fragment/etc shader from gallium perspective (ie. 258 Most instructions support addressing indirectly (relative to address register) into const or gpr register file in some or all of their src/dst registers. In this case the register accessed is taken from ``r<a0.x + n>`` or ``c<a0.x + n>``, ie. address register (``a0.x``) value plus ``n``, where ``n`` is encoded in the instruction (rather than the absolute register number). 265 But relative addressing of gpr file (which can be as src or dst) has additional restrictions on register assignment (ie. the array elements must be assigned to consecutive scalar registers). And in the case of relative dst, subsequent instructions now depend on both the relative write, as well as the previous instruction which wrote that register, since we do not know at compile time which actual register was written. 267 Each instruction has an optional ``address`` pointer, to capture the dependency on the address register value when relative addressing is used for any of the src/dst register(s). This behaves as an additional virtual src register, ie. ``foreach_ssa_src()`` will also iterate the address register (last). 269 Note that ``nop``\'s for timing constraints, type specifiers (ie. 327 TODO better describe how actual deref offset is derived, ie. based on array base register. 394 Currently the frontend inserts ``mov``\s in various cases, because certain categories of instructions have limitations about const regs as sources. And the CP pass simply removes all simple ``mov``\s (ie. src-type is same as dst-type, no abs/neg flags, etc). 404 In the grouping pass, instructions which need to be grouped (for ``fanin``\s, etc) have their ``left`` / ``right`` neighbor pointers setup. In cases where there is a conflict (ie. one instruction cannot have two unique left or right neighbors), an additional ``mov`` instruction is inserted. This ensures that there is some possible valid `register assignment`_ at the later stages.
|
| /xsrc/external/mit/freetype/dist/builds/dos/ |
| H A D | detect.mk | 22 # set in order to use the system (ie. it will always be present when the
|
| /xsrc/external/mit/xinit/dist/launchd/privileged_startx/ |
| H A D | 10-tmpdirs.cpp | 55 # if $dir exists and is a symlink (ie protect against a race
|
| /xsrc/external/mit/MesaLib/dist/docs/drivers/freedreno/ |
| H A D | isaspec.rst | 16 (ie. that the specification cannot result in more than one valid 84 Destination register is opposite precision as source, ie. 153 cat4 instructions), ie. GPR vs CONST vs relative GPR/CONST. For fields 213 bitset (ie. the default case).
|
| /xsrc/external/mit/xorg-server.old/dist/hw/xquartz/ |
| H A D | darwinEvents.c | 197 static void DarwinEventHandler(int screenNum, InternalEvent *ie, DeviceIntPtr dev) { argument 198 XQuartzEvent *e = &(ie->xquartz_event);
|
| /xsrc/external/mit/xorg-server/dist/hw/xquartz/ |
| H A D | darwinEvents.c | 207 DarwinEventHandler(int screenNum, InternalEvent *ie, DeviceIntPtr dev) argument 209 XQuartzEvent *e = &(ie->xquartz_event);
|
| /xsrc/external/mit/fontconfig/dist/fc-lang/ |
| H A D | Makefile.am | 109 ie.orth \
|
| H A D | Makefile.in | 495 ie.orth \
|
| /xsrc/external/mit/libdrm/dist/intel/ |
| H A D | intel_bufmgr_fake.c | 261 struct drm_i915_irq_emit ie; local in function:_fence_emit_internal 269 ie.irq_seq = &seq; 271 &ie, sizeof(ie));
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/auxiliary/vl/ |
| H A D | vl_winsys_dri3.c | 156 xcb_present_idle_notify_event_t *ie = (void *) ge; local in function:dri3_handle_present_event 160 if (buf && buf->pixmap == ie->pixmap) {
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/auxiliary/vl/ |
| H A D | vl_winsys_dri3.c | 161 xcb_present_idle_notify_event_t *ie = (void *) ge; local in function:dri3_handle_present_event 165 if (buf && buf->pixmap == ie->pixmap) {
|
| /xsrc/external/mit/libX11/dist/ |
| H A D | README.md | 223 * ia and ie locales. Thanks to Carmina16 for these.
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/afuc/ |
| H A D | README.rst | 177 ; we are going from RB->IB1 or IB1->IB2 (ie. so the
|
| /xsrc/external/mit/MesaLib.old/dist/src/loader/ |
| H A D | loader_dri3_helper.c | 513 xcb_present_idle_notify_event_t *ie = (void *) ge; local in function:dri3_handle_present_event 519 if (buf && buf->pixmap == ie->pixmap)
|
| /xsrc/external/mit/MesaLib/dist/src/amd/compiler/ |
| H A D | README-ISA.md | 113 the zero "wins" in multiplications, ie. `0.0*x` is always `0.0`. The VEGA ISA
|
| H A D | README.md | 136 * ES = Export Shader (merged into GS on GFX9+), if there is a GS in the SW pipeline, the preceding stage (ie. SW VS or SW TES) always has to run on this HW stage
|
| /xsrc/external/mit/MesaLib/dist/src/loader/ |
| H A D | loader_dri3_helper.c | 568 xcb_present_idle_notify_event_t *ie = (void *) ge; local in function:dri3_handle_present_event 574 if (buf && buf->pixmap == ie->pixmap)
|