| /xsrc/external/mit/MesaLib/dist/src/compiler/nir/ |
| H A D | nir_opt_dead_write_vars.c | 51 nir_component_mask_t mask; 76 nir_deref_instr *dst, nir_component_mask_t mask) 211 nir_component_mask_t mask = nir_intrinsic_write_mask(intrin); 234 nir_component_mask_t mask = (1 << glsl_get_vector_elements(dst->type)) - 1;
|
| H A D | nir_lower_ubo_vec4.c | 141 nir_component_mask_t low_channels = 143 nir_component_mask_t high_channels =
|
| H A D | nir_lower_fragcolor.c | 81 nir_component_mask_t writemask = nir_intrinsic_write_mask(instr);
|
| H A D | nir_split_vars.c | 970 nir_component_mask_t all_comps; 972 nir_component_mask_t comps_read; 973 nir_component_mask_t comps_written; 975 nir_component_mask_t comps_kept; 1071 nir_component_mask_t comps_read, 1072 nir_component_mask_t comps_written, 1182 static nir_component_mask_t 1185 nir_component_mask_t comps = nir_intrinsic_write_mask(store); 1333 nir_component_mask_t comps_kept = 1591 nir_component_mask_t write_mas [all...] |
| H A D | nir_opt_combine_stores.c | 55 nir_component_mask_t write_mask; 275 nir_component_mask_t prev_mask = nir_intrinsic_write_mask(prev_store);
|
| H A D | nir_opt_copy_prop_vars.c | 111 nir_component_mask_t write_mask = nir_intrinsic_write_mask(intrin); 194 nir_component_mask_t mask = (nir_component_mask_t) 300 nir_component_mask_t merged = (uintptr_t) new_entry->data | 559 nir_component_mask_t available = 0; 1153 nir_component_mask_t full_mask = (nir_component_mask_t)
|
| H A D | nir_lower_non_uniform_access.c | 72 nir_component_mask_t channel_mask = ~0;
|
| H A D | nir_lower_io_to_vector.c | 485 nir_component_mask_t vec4_comp_mask = 555 nir_component_mask_t old_wrmask = nir_intrinsic_write_mask(intrin);
|
| H A D | nir_deref.c | 1169 nir_component_mask_t mask, 1231 nir_component_mask_t read_mask = 1272 nir_component_mask_t write_mask = nir_intrinsic_write_mask(store);
|
| H A D | nir.c | 46 nir_component_mask_can_reinterpret(nir_component_mask_t mask, 81 nir_component_mask_t 82 nir_component_mask_reinterpret(nir_component_mask_t mask, 91 nir_component_mask_t new_mask = 0; 1733 nir_component_mask_t 1755 nir_component_mask_t 1758 nir_component_mask_t read_mask = 0;
|
| H A D | nir_lower_io.c | 396 nir_component_mask_t write_mask, nir_alu_type src_type) 466 nir_component_mask_t write_mask = nir_intrinsic_write_mask(intrin); 478 nir_component_mask_t write_mask32 = 0; 1440 nir_ssa_def *value, nir_component_mask_t write_mask) 1807 nir_component_mask_t write_mask = nir_intrinsic_write_mask(intrin); 1842 const nir_component_mask_t write_mask = 0;
|
| H A D | nir.h | 70 typedef uint16_t nir_component_mask_t; typedef in typeref:typename:uint16_t 81 bool nir_component_mask_can_reinterpret(nir_component_mask_t mask, 84 nir_component_mask_t 85 nir_component_mask_reinterpret(nir_component_mask_t mask, 1476 static inline nir_component_mask_t 1479 nir_component_mask_t read_mask = 0; 4330 nir_component_mask_t nir_src_components_read(const nir_src *src); 4331 nir_component_mask_t nir_ssa_def_components_read(const nir_ssa_def *def); 5273 typedef nir_component_mask_t (*nir_lower_non_uniform_access_callback)(const nir_src *, void *);
|
| H A D | nir_lower_blend.c | 378 blended = nir_channels(b, blended, (nir_component_mask_t)BITFIELD_MASK(src_num_comps));
|
| /xsrc/external/mit/MesaLib.old/dist/src/compiler/nir/ |
| H A D | nir_opt_dead_write_vars.c | 51 nir_component_mask_t mask; 76 nir_deref_instr *dst, nir_component_mask_t mask) 156 nir_component_mask_t mask = nir_intrinsic_write_mask(intrin); 173 nir_component_mask_t mask = (1 << glsl_get_vector_elements(dst->type)) - 1;
|
| H A D | nir_split_vars.c | 874 nir_component_mask_t all_comps; 876 nir_component_mask_t comps_read; 877 nir_component_mask_t comps_written; 879 nir_component_mask_t comps_kept; 944 nir_component_mask_t comps_read, 945 nir_component_mask_t comps_written, 1053 static nir_component_mask_t 1056 nir_component_mask_t comps = nir_intrinsic_write_mask(store); 1194 nir_component_mask_t comps_kept = 1449 nir_component_mask_t write_mas [all...] |
| H A D | nir_lower_io_to_vector.c | 276 nir_component_mask_t vec4_comp_mask = 336 nir_component_mask_t old_wrmask = nir_intrinsic_write_mask(intrin);
|
| H A D | nir_opt_combine_stores.c | 55 nir_component_mask_t write_mask; 275 nir_component_mask_t prev_mask = nir_intrinsic_write_mask(prev_store);
|
| H A D | nir_opt_copy_prop_vars.c | 252 nir_component_mask_t merged = (uintptr_t) new_entry->data | 499 nir_component_mask_t available = 0;
|
| H A D | nir.h | 63 typedef uint8_t nir_component_mask_t; typedef in typeref:typename:uint8_t 1067 static inline nir_component_mask_t 1070 nir_component_mask_t read_mask = 0; 3010 nir_component_mask_t nir_ssa_def_components_read(const nir_ssa_def *def);
|
| H A D | nir_builder.h | 594 nir_channels(nir_builder *b, nir_ssa_def *def, nir_component_mask_t mask) 812 nir_component_mask_t src_mask =
|
| H A D | nir_lower_io.c | 778 nir_ssa_def *value, nir_component_mask_t write_mask) 989 nir_component_mask_t write_mask = nir_intrinsic_write_mask(intrin);
|
| /xsrc/external/mit/MesaLib/dist/src/intel/compiler/ |
| H A D | brw_nir_lower_mem_access_bit_sizes.c | 173 nir_component_mask_t writemask = nir_intrinsic_write_mask(intrin);
|
| H A D | brw_nir_rt_builder.h | 46 nir_ssa_def *value, nir_component_mask_t write_mask)
|
| /xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/ |
| H A D | brw_nir_lower_mem_access_bit_sizes.c | 170 nir_component_mask_t writemask = nir_intrinsic_write_mask(intrin);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/sfn/ |
| H A D | sfn_instruction_tex.cpp | 279 (nir_component_mask_t)cmp_mask));
|