HomeSort by: relevance | last modified time | path
    Searched defs:cru (Results 1 - 25 of 52) sorted by relevancy

1 2 3

  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/rockchip/
rk3568.dtsi 6 #include <dt-bindings/clock/rk3568-cru.h>
226 cru: clock-controller@fdd20000 { label
227 compatible = "rockchip,rk3568-cru";
264 clocks = <&cru HCLK_SDMMC2>, <&cru CLK_SDMMC2>,
265 <&cru SCLK_SDMMC2_DRV>, <&cru SCLK_SDMMC2_SAMPLE>;
269 resets = <&cru SRST_SDMMC2>;
278 clocks = <&cru HCLK_SDMMC0>, <&cru CLK_SDMMC0>
    [all...]
rk3568.dtsi 6 #include <dt-bindings/clock/rk3568-cru.h>
226 cru: clock-controller@fdd20000 { label
227 compatible = "rockchip,rk3568-cru";
264 clocks = <&cru HCLK_SDMMC2>, <&cru CLK_SDMMC2>,
265 <&cru SCLK_SDMMC2_DRV>, <&cru SCLK_SDMMC2_SAMPLE>;
269 resets = <&cru SRST_SDMMC2>;
278 clocks = <&cru HCLK_SDMMC0>, <&cru CLK_SDMMC0>
    [all...]
rk3568.dtsi 6 #include <dt-bindings/clock/rk3568-cru.h>
226 cru: clock-controller@fdd20000 { label
227 compatible = "rockchip,rk3568-cru";
264 clocks = <&cru HCLK_SDMMC2>, <&cru CLK_SDMMC2>,
265 <&cru SCLK_SDMMC2_DRV>, <&cru SCLK_SDMMC2_SAMPLE>;
269 resets = <&cru SRST_SDMMC2>;
278 clocks = <&cru HCLK_SDMMC0>, <&cru CLK_SDMMC0>
    [all...]
rk3568.dtsi 6 #include <dt-bindings/clock/rk3568-cru.h>
226 cru: clock-controller@fdd20000 { label
227 compatible = "rockchip,rk3568-cru";
264 clocks = <&cru HCLK_SDMMC2>, <&cru CLK_SDMMC2>,
265 <&cru SCLK_SDMMC2_DRV>, <&cru SCLK_SDMMC2_SAMPLE>;
269 resets = <&cru SRST_SDMMC2>;
278 clocks = <&cru HCLK_SDMMC0>, <&cru CLK_SDMMC0>
    [all...]
rk3368.dtsi 6 #include <dt-bindings/clock/rk3368-cru.h>
182 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
183 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
187 resets = <&cru SRST_MMC0>;
196 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
197 <&cru SCLK_SDIO0_DRV>, <&cru SCLK_SDIO0_SAMPLE>
637 cru: clock-controller@ff760000 { label
    [all...]
  /src/sys/miscfs/procfs/
procfs_linux.c 457 struct rusage *cru = &p->p_stats->p_cru; local in function:procfs_do_pid_stat
502 cru->ru_minflt,
504 cru->ru_majflt,
507 UTIME2TICKS(cru->ru_utime.tv_sec, cru->ru_utime.tv_usec), /* 16 cutime */
508 UTIME2TICKS(cru->ru_stime.tv_sec, cru->ru_stime.tv_usec), /* 17 cstime */
procfs_linux.c 457 struct rusage *cru = &p->p_stats->p_cru; local in function:procfs_do_pid_stat
502 cru->ru_minflt,
504 cru->ru_majflt,
507 UTIME2TICKS(cru->ru_utime.tv_sec, cru->ru_utime.tv_usec), /* 16 cutime */
508 UTIME2TICKS(cru->ru_stime.tv_sec, cru->ru_stime.tv_usec), /* 17 cstime */
procfs_linux.c 457 struct rusage *cru = &p->p_stats->p_cru; local in function:procfs_do_pid_stat
502 cru->ru_minflt,
504 cru->ru_majflt,
507 UTIME2TICKS(cru->ru_utime.tv_sec, cru->ru_utime.tv_usec), /* 16 cutime */
508 UTIME2TICKS(cru->ru_stime.tv_sec, cru->ru_stime.tv_usec), /* 17 cstime */
procfs_linux.c 457 struct rusage *cru = &p->p_stats->p_cru; local in function:procfs_do_pid_stat
502 cru->ru_minflt,
504 cru->ru_majflt,
507 UTIME2TICKS(cru->ru_utime.tv_sec, cru->ru_utime.tv_usec), /* 16 cutime */
508 UTIME2TICKS(cru->ru_stime.tv_sec, cru->ru_stime.tv_usec), /* 17 cstime */
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
rk3036.dtsi 7 #include <dt-bindings/clock/rk3036-cru.h>
41 resets = <&cru SRST_CORE0>;
47 clocks = <&cru ARMCLK>;
54 resets = <&cru SRST_CORE1>;
111 assigned-clocks = <&cru SCLK_GPU>;
113 clocks = <&cru SCLK_GPU>, <&cru SCLK_GPU>;
116 resets = <&cru SRST_GPU>;
125 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>
330 cru: clock-controller@20000000 { label
    [all...]
rk3066a.dtsi 9 #include <dt-bindings/clock/rk3066a-cru.h>
37 clocks = <&cru ARMCLK>;
69 clocks = <&cru ACLK_LCDC0>,
70 <&cru DCLK_LCDC0>,
71 <&cru HCLK_LCDC0>;
74 resets = <&cru SRST_LCDC0_AXI>,
75 <&cru SRST_LCDC0_AHB>,
76 <&cru SRST_LCDC0_DCLK>;
95 clocks = <&cru ACLK_LCDC1>,
96 <&cru DCLK_LCDC1>
203 cru: clock-controller@20000000 { label
    [all...]
rk3188.dtsi 9 #include <dt-bindings/clock/rk3188-cru.h>
27 clocks = <&cru ARMCLK>;
29 resets = <&cru SRST_CORE0>;
37 resets = <&cru SRST_CORE1>;
45 resets = <&cru SRST_CORE2>;
53 resets = <&cru SRST_CORE3>;
119 clocks = <&cru ACLK_LCDC0>, <&cru DCLK_LCDC0>, <&cru HCLK_LCDC0>;
122 resets = <&cru SRST_LCDC0_AXI>, <&cru SRST_LCDC0_AHB>, <&cru SRST_LCDC0_DCLK>
195 cru: clock-controller@20000000 { label
    [all...]
rk3036.dtsi 7 #include <dt-bindings/clock/rk3036-cru.h>
41 resets = <&cru SRST_CORE0>;
47 clocks = <&cru ARMCLK>;
54 resets = <&cru SRST_CORE1>;
111 assigned-clocks = <&cru SCLK_GPU>;
113 clocks = <&cru SCLK_GPU>, <&cru SCLK_GPU>;
116 resets = <&cru SRST_GPU>;
125 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>
330 cru: clock-controller@20000000 { label
    [all...]
rk3066a.dtsi 9 #include <dt-bindings/clock/rk3066a-cru.h>
37 clocks = <&cru ARMCLK>;
69 clocks = <&cru ACLK_LCDC0>,
70 <&cru DCLK_LCDC0>,
71 <&cru HCLK_LCDC0>;
74 resets = <&cru SRST_LCDC0_AXI>,
75 <&cru SRST_LCDC0_AHB>,
76 <&cru SRST_LCDC0_DCLK>;
95 clocks = <&cru ACLK_LCDC1>,
96 <&cru DCLK_LCDC1>
203 cru: clock-controller@20000000 { label
    [all...]
rk3188.dtsi 9 #include <dt-bindings/clock/rk3188-cru.h>
27 clocks = <&cru ARMCLK>;
29 resets = <&cru SRST_CORE0>;
37 resets = <&cru SRST_CORE1>;
45 resets = <&cru SRST_CORE2>;
53 resets = <&cru SRST_CORE3>;
119 clocks = <&cru ACLK_LCDC0>, <&cru DCLK_LCDC0>, <&cru HCLK_LCDC0>;
122 resets = <&cru SRST_LCDC0_AXI>, <&cru SRST_LCDC0_AHB>, <&cru SRST_LCDC0_DCLK>
195 cru: clock-controller@20000000 { label
    [all...]
rk3036.dtsi 7 #include <dt-bindings/clock/rk3036-cru.h>
41 resets = <&cru SRST_CORE0>;
47 clocks = <&cru ARMCLK>;
54 resets = <&cru SRST_CORE1>;
111 assigned-clocks = <&cru SCLK_GPU>;
113 clocks = <&cru SCLK_GPU>, <&cru SCLK_GPU>;
116 resets = <&cru SRST_GPU>;
125 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>
330 cru: clock-controller@20000000 { label
    [all...]
rk3066a.dtsi 9 #include <dt-bindings/clock/rk3066a-cru.h>
37 clocks = <&cru ARMCLK>;
69 clocks = <&cru ACLK_LCDC0>,
70 <&cru DCLK_LCDC0>,
71 <&cru HCLK_LCDC0>;
74 resets = <&cru SRST_LCDC0_AXI>,
75 <&cru SRST_LCDC0_AHB>,
76 <&cru SRST_LCDC0_DCLK>;
95 clocks = <&cru ACLK_LCDC1>,
96 <&cru DCLK_LCDC1>
203 cru: clock-controller@20000000 { label
    [all...]
rk3188.dtsi 9 #include <dt-bindings/clock/rk3188-cru.h>
27 clocks = <&cru ARMCLK>;
29 resets = <&cru SRST_CORE0>;
37 resets = <&cru SRST_CORE1>;
45 resets = <&cru SRST_CORE2>;
53 resets = <&cru SRST_CORE3>;
119 clocks = <&cru ACLK_LCDC0>, <&cru DCLK_LCDC0>, <&cru HCLK_LCDC0>;
122 resets = <&cru SRST_LCDC0_AXI>, <&cru SRST_LCDC0_AHB>, <&cru SRST_LCDC0_DCLK>
195 cru: clock-controller@20000000 { label
    [all...]
rk3036.dtsi 7 #include <dt-bindings/clock/rk3036-cru.h>
41 resets = <&cru SRST_CORE0>;
47 clocks = <&cru ARMCLK>;
54 resets = <&cru SRST_CORE1>;
111 assigned-clocks = <&cru SCLK_GPU>;
113 clocks = <&cru SCLK_GPU>, <&cru SCLK_GPU>;
116 resets = <&cru SRST_GPU>;
125 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>
330 cru: clock-controller@20000000 { label
    [all...]
rk3066a.dtsi 9 #include <dt-bindings/clock/rk3066a-cru.h>
37 clocks = <&cru ARMCLK>;
69 clocks = <&cru ACLK_LCDC0>,
70 <&cru DCLK_LCDC0>,
71 <&cru HCLK_LCDC0>;
74 resets = <&cru SRST_LCDC0_AXI>,
75 <&cru SRST_LCDC0_AHB>,
76 <&cru SRST_LCDC0_DCLK>;
95 clocks = <&cru ACLK_LCDC1>,
96 <&cru DCLK_LCDC1>
203 cru: clock-controller@20000000 { label
    [all...]
rk3188.dtsi 9 #include <dt-bindings/clock/rk3188-cru.h>
27 clocks = <&cru ARMCLK>;
29 resets = <&cru SRST_CORE0>;
37 resets = <&cru SRST_CORE1>;
45 resets = <&cru SRST_CORE2>;
53 resets = <&cru SRST_CORE3>;
119 clocks = <&cru ACLK_LCDC0>, <&cru DCLK_LCDC0>, <&cru HCLK_LCDC0>;
122 resets = <&cru SRST_LCDC0_AXI>, <&cru SRST_LCDC0_AHB>, <&cru SRST_LCDC0_DCLK>
195 cru: clock-controller@20000000 { label
    [all...]
rk322x.dtsi 7 #include <dt-bindings/clock/rk3228-cru.h>
32 resets = <&cru SRST_CORE0>;
36 clocks = <&cru ARMCLK>;
44 resets = <&cru SRST_CORE1>;
54 resets = <&cru SRST_CORE2>;
64 resets = <&cru SRST_CORE3>;
140 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
153 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>
484 cru: clock-controller@110e0000 { label
    [all...]
rv1108.dtsi 6 #include <dt-bindings/clock/rv1108-cru.h>
36 clocks = <&cru ARMCLK>;
101 clocks = <&cru ACLK_DMAC>;
121 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
136 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
151 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
165 clocks = <&cru SCLK_I2C1>, <&cru PCLK_I2C1>
456 cru: clock-controller@20200000 { label
    [all...]
rk322x.dtsi 7 #include <dt-bindings/clock/rk3228-cru.h>
32 resets = <&cru SRST_CORE0>;
36 clocks = <&cru ARMCLK>;
44 resets = <&cru SRST_CORE1>;
54 resets = <&cru SRST_CORE2>;
64 resets = <&cru SRST_CORE3>;
140 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
153 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>
484 cru: clock-controller@110e0000 { label
    [all...]
rv1108.dtsi 6 #include <dt-bindings/clock/rv1108-cru.h>
36 clocks = <&cru ARMCLK>;
101 clocks = <&cru ACLK_DMAC>;
121 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
136 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
151 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
165 clocks = <&cru SCLK_I2C1>, <&cru PCLK_I2C1>
456 cru: clock-controller@20200000 { label
    [all...]

Completed in 277 milliseconds

1 2 3