HomeSort by: relevance | last modified time | path
    Searched defs:dpm_table (Results 1 - 25 of 38) sorted by relevancy

1 2

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_smu_helper.c 355 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_reset_single_dpm_table
357 dpm_table->count = count > max ? max : count;
359 for (i = 0; i < dpm_table->count; i++)
360 dpm_table->dpm_level[i].enabled = false;
370 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_setup_pcie_table_entry
371 dpm_table->dpm_level[index].value = pcie_gen;
372 dpm_table->dpm_level[index].param1 = pcie_lanes;
373 dpm_table->dpm_level[index].enabled = 1;
380 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_get_dpm_level_enable_mask_value
382 for (i = dpm_table->count; i > 0; i--)
452 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_find_boot_level
    [all...]
amdgpu_smu_helper.c 355 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_reset_single_dpm_table
357 dpm_table->count = count > max ? max : count;
359 for (i = 0; i < dpm_table->count; i++)
360 dpm_table->dpm_level[i].enabled = false;
370 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_setup_pcie_table_entry
371 dpm_table->dpm_level[index].value = pcie_gen;
372 dpm_table->dpm_level[index].param1 = pcie_lanes;
373 dpm_table->dpm_level[index].enabled = 1;
380 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_get_dpm_level_enable_mask_value
382 for (i = dpm_table->count; i > 0; i--)
452 struct vi_dpm_table *dpm_table = (struct vi_dpm_table *)table; local in function:phm_find_boot_level
    [all...]
amdgpu_vega12_hwmgr.c 524 struct vega12_single_dpm_table *dpm_table, PPCLK_e clk_id)
534 dpm_table->count = num_of_levels;
541 dpm_table->dpm_levels[i].value = clk;
542 dpm_table->dpm_levels[i].enabled = true;
561 struct vega12_single_dpm_table *dpm_table; local in function:vega12_setup_default_dpm_tables
564 memset(&data->dpm_table, 0, sizeof(data->dpm_table));
567 dpm_table = &(data->dpm_table.soc_table);
569 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_SOCCLK)
1721 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_sclks
1754 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_memclocks
1781 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_dcefclocks
1809 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_socclocks
2179 struct vega12_single_dpm_table *dpm_table; local in function:vega12_apply_clocks_adjust_rules
    [all...]
amdgpu_vega12_hwmgr.c 524 struct vega12_single_dpm_table *dpm_table, PPCLK_e clk_id)
534 dpm_table->count = num_of_levels;
541 dpm_table->dpm_levels[i].value = clk;
542 dpm_table->dpm_levels[i].enabled = true;
561 struct vega12_single_dpm_table *dpm_table; local in function:vega12_setup_default_dpm_tables
564 memset(&data->dpm_table, 0, sizeof(data->dpm_table));
567 dpm_table = &(data->dpm_table.soc_table);
569 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_SOCCLK)
1721 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_sclks
1754 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_memclocks
1781 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_dcefclocks
1809 struct vega12_single_dpm_table *dpm_table; local in function:vega12_get_socclocks
2179 struct vega12_single_dpm_table *dpm_table; local in function:vega12_apply_clocks_adjust_rules
    [all...]
amdgpu_vega20_hwmgr.c 570 struct vega20_single_dpm_table *dpm_table, PPCLK_e clk_id)
580 dpm_table->count = num_of_levels;
587 dpm_table->dpm_levels[i].value = clk;
588 dpm_table->dpm_levels[i].enabled = true;
598 struct vega20_single_dpm_table *dpm_table; local in function:vega20_setup_gfxclk_dpm_table
601 dpm_table = &(data->dpm_table.gfx_table);
603 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_GFXCLK);
608 dpm_table->count = 1;
609 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100
619 struct vega20_single_dpm_table *dpm_table; local in function:vega20_setup_memclk_dpm_table
648 struct vega20_single_dpm_table *dpm_table; local in function:vega20_setup_default_dpm_tables
2304 struct vega20_single_dpm_table *dpm_table = local in function:vega20_notify_smc_display_config_after_ps_adjustment
2768 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table); local in function:vega20_get_sclks
2796 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.mem_table); local in function:vega20_get_memclocks
2821 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.dcef_table); local in function:vega20_get_dcefclocks
2843 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.soc_table); local in function:vega20_get_socclocks
3515 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.fclk_table); local in function:vega20_set_fclk_to_highest_dpm_level
3642 struct vega20_single_dpm_table *dpm_table; local in function:vega20_apply_clocks_adjust_rules
    [all...]
smu7_hwmgr.h 206 struct smu7_dpm_table dpm_table; member in struct:smu7_hwmgr
amdgpu_vega20_hwmgr.c 570 struct vega20_single_dpm_table *dpm_table, PPCLK_e clk_id)
580 dpm_table->count = num_of_levels;
587 dpm_table->dpm_levels[i].value = clk;
588 dpm_table->dpm_levels[i].enabled = true;
598 struct vega20_single_dpm_table *dpm_table; local in function:vega20_setup_gfxclk_dpm_table
601 dpm_table = &(data->dpm_table.gfx_table);
603 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_GFXCLK);
608 dpm_table->count = 1;
609 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100
619 struct vega20_single_dpm_table *dpm_table; local in function:vega20_setup_memclk_dpm_table
648 struct vega20_single_dpm_table *dpm_table; local in function:vega20_setup_default_dpm_tables
2304 struct vega20_single_dpm_table *dpm_table = local in function:vega20_notify_smc_display_config_after_ps_adjustment
2768 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table); local in function:vega20_get_sclks
2796 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.mem_table); local in function:vega20_get_memclocks
2821 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.dcef_table); local in function:vega20_get_dcefclocks
2843 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.soc_table); local in function:vega20_get_socclocks
3515 struct vega20_single_dpm_table *dpm_table = &(data->dpm_table.fclk_table); local in function:vega20_set_fclk_to_highest_dpm_level
3642 struct vega20_single_dpm_table *dpm_table; local in function:vega20_apply_clocks_adjust_rules
    [all...]
smu7_hwmgr.h 206 struct smu7_dpm_table dpm_table; member in struct:smu7_hwmgr
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_arcturus_ppt.c 426 struct arcturus_dpm_table *dpm_table = NULL; local in function:arcturus_set_default_dpm_table
429 dpm_table = smu_dpm->dpm_context;
432 single_dpm_table = &(dpm_table->soc_table);
447 single_dpm_table = &(dpm_table->gfx_table);
462 single_dpm_table = &(dpm_table->mem_table);
477 single_dpm_table = &(dpm_table->fclk_table);
491 memcpy(smu_dpm->golden_dpm_context, dpm_table,
572 struct arcturus_dpm_table *dpm_table = NULL; local in function:arcturus_populate_umd_state_clk
576 dpm_table = smu_dpm->dpm_context;
577 gfx_table = &(dpm_table->gfx_table)
745 struct arcturus_dpm_table *dpm_table = local in function:arcturus_upload_dpm_level
801 struct arcturus_dpm_table *dpm_table; local in function:arcturus_force_clk_levels
1163 struct arcturus_dpm_table *dpm_table = local in function:arcturus_force_dpm_limit_value
1205 struct arcturus_dpm_table *dpm_table = local in function:arcturus_unforce_dpm_levels
1248 struct arcturus_dpm_table *dpm_table = local in function:arcturus_get_profiling_clk_mask
    [all...]
amdgpu_vega20_ppt.c 726 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_set_default_dpm_table
729 dpm_table = smu_dpm->dpm_context;
732 single_dpm_table = &(dpm_table->soc_table);
748 single_dpm_table = &(dpm_table->gfx_table);
764 single_dpm_table = &(dpm_table->mem_table);
780 single_dpm_table = &(dpm_table->eclk_table);
795 single_dpm_table = &(dpm_table->vclk_table);
810 single_dpm_table = &(dpm_table->dclk_table);
825 single_dpm_table = &(dpm_table->dcef_table);
841 single_dpm_table = &(dpm_table->pixel_table)
909 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_populate_umd_state_clk
961 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_print_clk_levels
1196 struct vega20_dpm_table *dpm_table; local in function:vega20_upload_dpm_level
1284 struct vega20_dpm_table *dpm_table; local in function:vega20_force_clk_levels
1451 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_get_clock_by_type_with_latency
1740 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_get_od_percentage
1979 struct vega20_dpm_table *dpm_table = (struct vega20_dpm_table *)smu->smu_dpm.dpm_context; local in function:vega20_get_profiling_clk_mask
2052 struct vega20_dpm_table *dpm_table = smu->smu_dpm.dpm_context; local in function:vega20_pre_display_config_changed
2094 struct vega20_single_dpm_table *dpm_table; local in function:vega20_apply_clocks_adjust_rules
2240 struct vega20_dpm_table *dpm_table = smu->smu_dpm.dpm_context; local in function:vega20_notify_smc_display_config
2331 struct vega20_dpm_table *dpm_table = local in function:vega20_force_dpm_limit_value
2382 struct vega20_dpm_table *dpm_table = local in function:vega20_unforce_dpm_levels
2531 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_set_od_percentage
2604 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_odn_edit_dpm_table
    [all...]
amdgpu_arcturus_ppt.c 426 struct arcturus_dpm_table *dpm_table = NULL; local in function:arcturus_set_default_dpm_table
429 dpm_table = smu_dpm->dpm_context;
432 single_dpm_table = &(dpm_table->soc_table);
447 single_dpm_table = &(dpm_table->gfx_table);
462 single_dpm_table = &(dpm_table->mem_table);
477 single_dpm_table = &(dpm_table->fclk_table);
491 memcpy(smu_dpm->golden_dpm_context, dpm_table,
572 struct arcturus_dpm_table *dpm_table = NULL; local in function:arcturus_populate_umd_state_clk
576 dpm_table = smu_dpm->dpm_context;
577 gfx_table = &(dpm_table->gfx_table)
745 struct arcturus_dpm_table *dpm_table = local in function:arcturus_upload_dpm_level
801 struct arcturus_dpm_table *dpm_table; local in function:arcturus_force_clk_levels
1163 struct arcturus_dpm_table *dpm_table = local in function:arcturus_force_dpm_limit_value
1205 struct arcturus_dpm_table *dpm_table = local in function:arcturus_unforce_dpm_levels
1248 struct arcturus_dpm_table *dpm_table = local in function:arcturus_get_profiling_clk_mask
    [all...]
amdgpu_vega20_ppt.c 726 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_set_default_dpm_table
729 dpm_table = smu_dpm->dpm_context;
732 single_dpm_table = &(dpm_table->soc_table);
748 single_dpm_table = &(dpm_table->gfx_table);
764 single_dpm_table = &(dpm_table->mem_table);
780 single_dpm_table = &(dpm_table->eclk_table);
795 single_dpm_table = &(dpm_table->vclk_table);
810 single_dpm_table = &(dpm_table->dclk_table);
825 single_dpm_table = &(dpm_table->dcef_table);
841 single_dpm_table = &(dpm_table->pixel_table)
909 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_populate_umd_state_clk
961 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_print_clk_levels
1196 struct vega20_dpm_table *dpm_table; local in function:vega20_upload_dpm_level
1284 struct vega20_dpm_table *dpm_table; local in function:vega20_force_clk_levels
1451 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_get_clock_by_type_with_latency
1740 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_get_od_percentage
1979 struct vega20_dpm_table *dpm_table = (struct vega20_dpm_table *)smu->smu_dpm.dpm_context; local in function:vega20_get_profiling_clk_mask
2052 struct vega20_dpm_table *dpm_table = smu->smu_dpm.dpm_context; local in function:vega20_pre_display_config_changed
2094 struct vega20_single_dpm_table *dpm_table; local in function:vega20_apply_clocks_adjust_rules
2240 struct vega20_dpm_table *dpm_table = smu->smu_dpm.dpm_context; local in function:vega20_notify_smc_display_config
2331 struct vega20_dpm_table *dpm_table = local in function:vega20_force_dpm_limit_value
2382 struct vega20_dpm_table *dpm_table = local in function:vega20_unforce_dpm_levels
2531 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_set_od_percentage
2604 struct vega20_dpm_table *dpm_table = NULL; local in function:vega20_odn_edit_dpm_table
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
amdgpu_vegam_smumgr.c 578 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:vegam_populate_smc_link_level
581 /* Index (dpm_table->pcie_speed_table.count)
583 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
585 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
587 dpm_table->pcie_speed_table.dpm_levels[i].param1);
595 (uint8_t)dpm_table->pcie_speed_table.count;
599 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
870 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:vegam_populate_all_graphic_levels
1040 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:vegam_populate_all_memory_levels
    [all...]
amdgpu_vegam_smumgr.c 578 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:vegam_populate_smc_link_level
581 /* Index (dpm_table->pcie_speed_table.count)
583 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
585 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
587 dpm_table->pcie_speed_table.dpm_levels[i].param1);
595 (uint8_t)dpm_table->pcie_speed_table.count;
599 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
870 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:vegam_populate_all_graphic_levels
1040 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:vegam_populate_all_memory_levels
    [all...]
amdgpu_ci_smumgr.c 479 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:ci_populate_all_graphic_levels
489 for (i = 0; i < dpm_table->sclk_table.count; i++) {
491 dpm_table->sclk_table.dpm_levels[i].value,
497 if (i == (dpm_table->sclk_table.count - 1))
504 smu_data->smc_state_table.GraphicsDpmLevelCount = (u8)dpm_table->sclk_table.count;
506 phm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table);
723 SMU7_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:ci_populate_bapm_parameters_in_dpm_table
729 dpm_table->DefaultTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usTDP * 256));
730 dpm_table->TargetTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usConfigurableTDP * 256))
1003 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:ci_populate_smc_link_level
1307 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:ci_populate_all_memory_levels
    [all...]
amdgpu_fiji_smumgr.c 497 SMU73_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:fiji_populate_bapm_parameters_in_dpm_table
509 dpm_table->DefaultTdp = PP_HOST_TO_SMC_US(
511 dpm_table->TargetTdp = PP_HOST_TO_SMC_US(
518 dpm_table->GpuTjMax = (uint8_t)(cac_dtp_table->usTargetOperatingTemp);
519 dpm_table->GpuTjHyst = 8;
521 dpm_table->DTEAmbientTempBase = defaults->DTEAmbientTempBase;
524 dpm_table->TemperatureLimitEdge = PP_HOST_TO_SMC_US(
526 dpm_table->TemperatureLimitHotspot = PP_HOST_TO_SMC_US(
528 dpm_table->TemperatureLimitLiquid1 = PP_HOST_TO_SMC_US(
530 dpm_table->TemperatureLimitLiquid2 = PP_HOST_TO_SMC_US
837 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:fiji_populate_smc_link_level
1011 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:fiji_populate_all_graphic_levels
1230 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:fiji_populate_all_memory_levels
    [all...]
amdgpu_iceland_smumgr.c 772 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:iceland_populate_smc_link_level
776 /* Index (dpm_table->pcie_speed_table.count) is reserved for PCIE boot level. */
777 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
779 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
781 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1);
793 (uint8_t)dpm_table->pcie_speed_table.count;
795 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
968 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:iceland_populate_all_graphic_levels
1355 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:iceland_populate_all_memory_levels
1859 SMU71_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:iceland_populate_bapm_parameters_in_dpm_table
    [all...]
amdgpu_polaris10_smumgr.c 776 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:polaris10_populate_smc_link_level
779 /* Index (dpm_table->pcie_speed_table.count)
781 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
783 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
785 dpm_table->pcie_speed_table.dpm_levels[i].param1);
793 (uint8_t)dpm_table->pcie_speed_table.count;
797 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
986 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:polaris10_populate_all_graphic_levels
1133 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:polaris10_populate_all_memory_levels
    [all...]
amdgpu_tonga_smumgr.c 515 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:tonga_populate_smc_link_level
519 /* Index (dpm_table->pcie_speed_table.count) is reserved for PCIE boot level. */
520 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
522 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
524 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1);
536 (uint8_t)dpm_table->pcie_speed_table.count;
538 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
696 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:tonga_populate_all_graphic_levels
1096 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:tonga_populate_all_memory_levels
1836 SMU72_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:tonga_populate_bapm_parameters_in_dpm_table
    [all...]
amdgpu_ci_smumgr.c 479 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:ci_populate_all_graphic_levels
489 for (i = 0; i < dpm_table->sclk_table.count; i++) {
491 dpm_table->sclk_table.dpm_levels[i].value,
497 if (i == (dpm_table->sclk_table.count - 1))
504 smu_data->smc_state_table.GraphicsDpmLevelCount = (u8)dpm_table->sclk_table.count;
506 phm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table);
723 SMU7_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:ci_populate_bapm_parameters_in_dpm_table
729 dpm_table->DefaultTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usTDP * 256));
730 dpm_table->TargetTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usConfigurableTDP * 256))
1003 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:ci_populate_smc_link_level
1307 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:ci_populate_all_memory_levels
    [all...]
amdgpu_fiji_smumgr.c 497 SMU73_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:fiji_populate_bapm_parameters_in_dpm_table
509 dpm_table->DefaultTdp = PP_HOST_TO_SMC_US(
511 dpm_table->TargetTdp = PP_HOST_TO_SMC_US(
518 dpm_table->GpuTjMax = (uint8_t)(cac_dtp_table->usTargetOperatingTemp);
519 dpm_table->GpuTjHyst = 8;
521 dpm_table->DTEAmbientTempBase = defaults->DTEAmbientTempBase;
524 dpm_table->TemperatureLimitEdge = PP_HOST_TO_SMC_US(
526 dpm_table->TemperatureLimitHotspot = PP_HOST_TO_SMC_US(
528 dpm_table->TemperatureLimitLiquid1 = PP_HOST_TO_SMC_US(
530 dpm_table->TemperatureLimitLiquid2 = PP_HOST_TO_SMC_US
837 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:fiji_populate_smc_link_level
1011 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:fiji_populate_all_graphic_levels
1230 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:fiji_populate_all_memory_levels
    [all...]
amdgpu_iceland_smumgr.c 772 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:iceland_populate_smc_link_level
776 /* Index (dpm_table->pcie_speed_table.count) is reserved for PCIE boot level. */
777 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
779 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
781 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1);
793 (uint8_t)dpm_table->pcie_speed_table.count;
795 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
968 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:iceland_populate_all_graphic_levels
1355 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:iceland_populate_all_memory_levels
1859 SMU71_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:iceland_populate_bapm_parameters_in_dpm_table
    [all...]
amdgpu_polaris10_smumgr.c 776 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:polaris10_populate_smc_link_level
779 /* Index (dpm_table->pcie_speed_table.count)
781 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
783 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
785 dpm_table->pcie_speed_table.dpm_levels[i].param1);
793 (uint8_t)dpm_table->pcie_speed_table.count;
797 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
986 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:polaris10_populate_all_graphic_levels
1133 struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; local in function:polaris10_populate_all_memory_levels
    [all...]
amdgpu_tonga_smumgr.c 515 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:tonga_populate_smc_link_level
519 /* Index (dpm_table->pcie_speed_table.count) is reserved for PCIE boot level. */
520 for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) {
522 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value;
524 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1);
536 (uint8_t)dpm_table->pcie_speed_table.count;
538 phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
696 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:tonga_populate_all_graphic_levels
1096 struct smu7_dpm_table *dpm_table = &data->dpm_table; local in function:tonga_populate_all_memory_levels
1836 SMU72_Discrete_DpmTable *dpm_table = &(smu_data->smc_state_table); local in function:tonga_populate_bapm_parameters_in_dpm_table
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/radeon/
ci_dpm.h 197 struct ci_dpm_table dpm_table; member in struct:ci_power_info

Completed in 46 milliseconds

1 2