HomeSort by: relevance | last modified time | path
    Searched defs:s_base (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/arm/nvidia/
tegra_soctherm.c 92 u_int s_base; member in struct:tegra_soctherm_sensor
101 { .s_data = { .desc = "CPU0" }, .s_base = 0x0c0, .s_fuse = 0x098,
103 { .s_data = { .desc = "CPU1" }, .s_base = 0x0e0, .s_fuse = 0x084,
105 { .s_data = { .desc = "CPU2" }, .s_base = 0x100, .s_fuse = 0x088,
107 { .s_data = { .desc = "CPU3" }, .s_base = 0x120, .s_fuse = 0x12c,
109 { .s_data = { .desc = "MEM0" }, .s_base = 0x140, .s_fuse = 0x158,
111 { .s_data = { .desc = "MEM1" }, .s_base = 0x160, .s_fuse = 0x15c,
113 { .s_data = { .desc = "GPU" }, .s_base = 0x180, .s_fuse = 0x154,
115 { .s_data = { .desc = "PLLX" }, .s_base = 0x1a0, .s_fuse = 0x160,
156 bus_space_read_4((sc)->sc_bst, (sc)->sc_bsh, (s)->s_base + (reg)
    [all...]
tegra_soctherm.c 92 u_int s_base; member in struct:tegra_soctherm_sensor
101 { .s_data = { .desc = "CPU0" }, .s_base = 0x0c0, .s_fuse = 0x098,
103 { .s_data = { .desc = "CPU1" }, .s_base = 0x0e0, .s_fuse = 0x084,
105 { .s_data = { .desc = "CPU2" }, .s_base = 0x100, .s_fuse = 0x088,
107 { .s_data = { .desc = "CPU3" }, .s_base = 0x120, .s_fuse = 0x12c,
109 { .s_data = { .desc = "MEM0" }, .s_base = 0x140, .s_fuse = 0x158,
111 { .s_data = { .desc = "MEM1" }, .s_base = 0x160, .s_fuse = 0x15c,
113 { .s_data = { .desc = "GPU" }, .s_base = 0x180, .s_fuse = 0x154,
115 { .s_data = { .desc = "PLLX" }, .s_base = 0x1a0, .s_fuse = 0x160,
156 bus_space_read_4((sc)->sc_bst, (sc)->sc_bsh, (s)->s_base + (reg)
    [all...]

Completed in 32 milliseconds