Searched refs:QPU_MUX_R0 (Results 1 - 9 of 9) sorted by relevance

/xsrc/external/mit/libdrm/dist/vc4/
H A Dvc4_qpu_defines.h138 QPU_MUX_R0, enumerator in enum:qpu_mux
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/vc4/
H A Dvc4_qpu_defines.h141 QPU_MUX_R0, enumerator in enum:qpu_mux
H A Dvc4_qpu.h45 QPU_MUX_R0 + n,
H A Dvc4_qpu.c429 *inst = QPU_UPDATE_FIELD(*inst, QPU_MUX_R0, QPU_ADD_A);
430 *inst = QPU_UPDATE_FIELD(*inst, QPU_MUX_R0, QPU_ADD_B);
H A Dvc4_register_allocate.c33 { QPU_MUX_R0, 0},
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/vc4/
H A Dvc4_qpu_defines.h141 QPU_MUX_R0, enumerator in enum:qpu_mux
H A Dvc4_qpu.h45 QPU_MUX_R0 + n,
H A Dvc4_qpu.c429 *inst = QPU_UPDATE_FIELD(*inst, QPU_MUX_R0, QPU_ADD_A);
430 *inst = QPU_UPDATE_FIELD(*inst, QPU_MUX_R0, QPU_ADD_B);
H A Dvc4_register_allocate.c33 { QPU_MUX_R0, 0},

Completed in 9 milliseconds