Home | History | Annotate | Line # | Download | only in m32r 
      1 2021-07-01  Mike Frysinger  <vapier (a] gentoo.org>
      2 
      3 	* hw-trap.ms: Run sim with --environment virtual.
      4 	* trap.cgs: Likewise.
      5 
      6 2021-04-08  Mike Frysinger  <vapier (a] gentoo.org>
      7 
      8 	* allinsn.exp (arch): Delete.
      9 	* misc.exp: Likewise.
     10 
     11 2021-02-13  Mike Frysinger  <vapier (a] gentoo.org>
     12 
     13 	* allinsn.exp, misc.exp: Define arch.
     14 
     15 2021-01-15  Mike Frysinger  <vapier (a] gentoo.org>
     16 
     17 	* exit47.ms: New testcase from ../../m32r-elf/.
     18 
     19 1999-04-21  Doug Evans  <devans (a] casey.cygnus.com>
     20 
     21 	* nop.cgs: Add missing nop insn.
     22 
     23 1999-01-05  Doug Evans  <devans (a] casey.cygnus.com>
     24 
     25 	* allinsn.exp: Set all_machs.
     26 	* misc.exp: Likewise.
     27 
     28 1998-12-14  Doug Evans  <devans (a] casey.cygnus.com>
     29 
     30 	* hello.ms: Add trailing \n to expected output.
     31 	* hw-trap.ms: Ditto.
     32 
     33 	* trap.cgs: Properly align trap2_handler.
     34 
     35 	* uread16.ms: New testcase.
     36 	* uread32.ms: New testcase.
     37 	* uwrite16.ms: New testcase.
     38 	* uwrite32.ms: New testcase.
     39 
     40 Tue Sep 15 14:56:22 1998  Doug Evans  <devans (a] canuck.cygnus.com>
     41 
     42 	* testutils.inc (test_h_gr): Use mvaddr_h_gr.
     43 	* rte.cgs: Test bbpc,bbpsw.
     44 	* trap.cgs: Test bbpc,bbpsw.
     45 
     46 Wed Jul  1 15:57:54 1998  Doug Evans  <devans (a] seba.cygnus.com>
     47 
     48 	* hw-trap.ms: New testcase.
     49 
     50 Wed Jun 10 10:53:20 1998  Doug Evans  <devans (a] seba.cygnus.com>
     51 
     52 	* addx.cgs: Add another test.
     53 	* jmp.cgs: Add another test.
     54 
     55 Mon Jun  8 16:08:27 1998  Doug Evans  <devans (a] canuck.cygnus.com>
     56 
     57 	* trap.cgs: Test trap 2.
     58 
     59 Tue Apr 21 10:49:03 1998  Doug Evans  <devans (a] canuck.cygnus.com>
     60 
     61 	* addx.cgs: Test (-1)+(-1)+1.
     62 
     63 Fri Apr 17 16:00:52 1998  Doug Evans  <devans (a] canuck.cygnus.com>
     64 
     65 	* mv[ft]achi.cgs: Fix expected result
     66 	(sign extension of top 8 bits).
     67 
     68 Fri Feb 20 11:00:02 1998  Nick Clifton  <nickc (a] cygnus.com>
     69 
     70 	* unlock.cgs: Fixed test.
     71 	* mvfc.cgs: Fixed test.
     72 	* remu.cgs: Fixed test.
     73 	* bnc24.cgs: Test long BNC instruction.
     74 	* bnc8.cgs: Test short BNC instruction.
     75 	* ld-plus.cgs: Test LD instruction.
     76 	* macwhi.cgs: Test MACWHI instruction.
     77 	* macwlo.cgs: Test MACWLO instruction.
     78 	* mulwhi.cgs: Test MULWHI instruction.
     79 	* mulwlo.cgs: Test MULWLO instruction.
     80 	* mvfachi.cgs: Test MVFACHI instruction.
     81 	* mvfaclo.cgs: Test MVFACLO instruction.
     82 	* mvtaclo.cgs: Test MVTACLO instruction.
     83 	* addv.cgs: Test ADDV instruction.
     84 	* addv3.cgs: Test ADDV3 instruction.
     85 	* addx.cgs: Test ADDX instruction.
     86 	* lock.cgs: Test LOCK instruction.
     87 	* neg.cgs: Test NEG instruction.
     88 	* not.cgs: Test NOT instruction.
     89 	* unlock.cgs: Test UNLOCK instruction.
     90 
     91 Thu Feb 19 11:15:45 1998  Nick Clifton  <nickc (a] cygnus.com>
     92 
     93 	* testutils.inc (mvaddr_h_gr): new macro to load an
     94 	address into a general register.
     95 
     96 	* or3.cgs: Test OR3 instruction.
     97 	* rach.cgs: Test RACH instruction.
     98 	* rem.cgs: Test REM instruction.
     99 	* sub.cgs: Test SUB instruction.
    100 	* mv.cgs: Test MV instruction.
    101 	* mul.cgs: Test MUL instruction.
    102 	* bl24.cgs: Test long BL instruction.
    103 	* bl8.cgs: Test short BL instruction.
    104 	* blez.cgs: Test BLEZ instruction.
    105 	* bltz.cgs: Test BLTZ instruction.
    106 	* bne.cgs: Test BNE instruction.
    107 	* bnez.cgs: Test BNEZ instruction.
    108 	* bra24.cgs: Test long BRA instruction.
    109 	* bra8.cgs: Test short BRA instruction.
    110 	* jl.cgs: Test JL instruction.
    111 	* or.cgs: Test OR instruction.
    112 	* jmp.cgs: Test JMP instruction.
    113 	* and.cgs: Test AND instruction.
    114 	* and3.cgs: Test AND3 instruction.
    115 	* beq.cgs: Test BEQ instruction.
    116 	* beqz.cgs: Test BEQZ instruction.
    117 	* bgez.cgs: Test BGEZ instruction.
    118 	* bgtz.cgs: Test BGTZ instruction.
    119 	* cmp.cgs: Test CMP instruction.
    120 	* cmpi.cgs: Test CMPI instruction.
    121 	* cmpu.cgs: Test CMPU instruction.
    122 	* cmpui.cgs: Test CMPUI instruction.
    123 	* div.cgs: Test DIV instruction.
    124 	* divu.cgs: Test DIVU instruction.
    125 	* cmpeq.cgs: Test CMPEQ instruction.
    126 	* sll.cgs: Test SLL instruction.
    127 	* sll3.cgs: Test SLL3 instruction.
    128 	* slli.cgs: Test SLLI instruction.
    129 	* sra.cgs: Test SRA instruction.
    130 	* sra3.cgs: Test SRA3 instruction.
    131 	* srai.cgs: Test SRAI instruction.
    132 	* srl.cgs: Test SRL instruction.
    133 	* srl3.cgs: Test SRL3 instruction.
    134 	* srli.cgs: Test SRLI instruction.
    135 	* xor3.cgs: Test XOR3 instruction.
    136 	* xor.cgs: Test XOR instruction.
    137 
    138 Tue Feb 17 12:46:05 1998  Doug Evans  <devans (a] seba.cygnus.com>
    139 
    140 	* *: m32r dejagnu simulator testsuite.
    141