$OpenBSD: cpu.4tbl,v 1.19 2004/04/08 16:17:09 mickey Exp $
Copyright (c) 2002 Michael Shalayeff
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions
are met:
1. Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
THE POSSIBILITY OF SUCH DAMAGE.
.Dd February 17, 2017 .Dt CPU 4 hppa .Os .Sh NAME .Nm cpu .Nd HP PA-RISC CPU .Sh SYNOPSIS .Cd "cpu* at mainbus0 irq 31" .Sh DESCRIPTION The following table lists the .Tn PA-RISC CPU types and their characteristics, such as TLB, maximum cache sizes and .Tn HP 9000/700 machines they were used in (see also .Xr hppa/intro 4 for the reverse list).
p
| CPU:PA:Clock:Caches:TLB:BTLB:Models |
| : :(max):(max) : : : |
| : : MHz : KB : : : |
| 7000:1.1a:66 : 256 L1I:96I:4 I:705,710,720 |
| : : : 256 L1D:96D:4 D:730,750 |
| 7100:1.1b:100:1024 L1I:120:16:715/33/50/75 |
| : : :2048 L1D: : :725/50/75 |
| : : : : : :{735,755}/100 |
| : : : : : :742i, 745i, 747i |
| 7150:1.1b:125:1024 L1I:120:16:{735,755}/125 |
| : : :2048 L1D: : : |
| 7100LC:1.1c:100: 1 L1I:64:8:712/60/80/100 |
| : : :1024 L2I: : :715/64/80/100 |
| : : :1024 L2D: : :715/100XC |
| : : : : : :725/64/100 |
| : : : : : :743i, 748i |
| : : : : : :SAIC |
| 7200:1.1d:140: 2 L1 :120:16:C100,C110 |
| : : :1024 L2I: : :J200,J210 |
| : : :1024 L2D: : : |
| 7300LC:1.1e:180: 64 L1I:96:8:A180,A180C |
| : : : 64 L1D: : :B132,B160,B180 |
| : : :8192 L2: : :C132L,C160L |
| : : : : : :744, 745, 748 |
| : : : : : :RDI PrecisioBook |
p
| FPU:Model |
| Indigo: |
| Sterling I MIU (TYCO): |
| Sterling I MIU (ROC w/Weitek): |
| FPC (w/Weitek): |
| FPC (w/Bit): |
| Timex-II: |
| Rolex:725/50, 745i |
| HARP-I: |
| Tornado:J2x0,C1x0 |
| PA-50 (Hitachi): |
| PCXL:712/60/80/100 |
p
| CPU:Units:Bundles |
| 7100:1 integer ALU:load-store/fp |
| :1 FP :int/fp |
| : :branch/* |
| 7100LC:2 integer ALU:load-store/int |
| :1 FP :load-store/fp |
| : :int/fp |
| : :branch/* |
| 7200:2 integer ALU:load-store/int |
| :1 FP :load-store/fp |
| : :int/int |
| : :int/fp |
| : :branch/* |
| 7300LC:2 integer ALU:load-store/int |
| :1 FP :load-store/fp |
| : :int/fp |
| : :branch/* |
p In conclusion, all of the above CPUs are dual-issue, or 2-way superscalar, with the exception that on CPUs with two integer ALUs only one of these units is capable of doing shift, load/store, and test operations. Additionally, there are several kinds of restrictions placed upon the superscalar execution:
p For the purpose of showing which instructions are allowed to proceed together through the pipeline, they are divided into classes:
p
| Class:Description |
| flop:floating point operation |
| ldst:loads and stores |
| flex:integer ALU |
| mm:shifts, extracts and deposits |
| nul:might nullify successor |
| bv:BV, BE |
| br:other branches |
| fsys:FTEST and FP status/exception |
| sys:system control instructions |
p For CPUs with two integer ALUs (7100LC, 7200, 7300LC), the following table lists the instructions which are allowed to be executed concurrently:
p
| First:Second instruction |
| flop: + ldst/flex/mm/nul/bv/br |
| ldst: + flop/flex/mm/nul/br |
| flex: + flop/ldst/flex/mm/nul/br/fsys |
| mm: + flop/ldst/flex/fsys |
| nul: + flop |
| sys: never bundled |
p ldst + ldst is also possible under certain circumstances, which is then called "double word load/store".
p The following restrictions are placed upon the superscalar execution:
p l -bullet -compact t An instruction that modifies a register will not be bundled with another instruction that takes this register as operand. Exception: a flop can be bundled with an FP store of the flop's result register. t An FP load to one word of a doubleword register will not be bundled with a flop that uses the other doubleword of this register. t A flop will not be bundled with an FP load if both instructions have the same target register. t An instruction that could set the carry/borrow bits will not be bundled with an instruction that uses carry/borrow bits. t An instruction which is in the delay slot of a branch is never bundled with other instructions. t An instruction which is at an odd word address and executed as a target of a taken branch is never bundled. t An instruction which might nullify its successor is never bundled with this successor. Only if the successor is a flop instruction is this bundle allowed. .El .Sh PERFORMANCE MONITOR COPROCESSOR The performance monitor coprocessor is an optional, implementation-dependent coprocessor which provides a minimal common software interface to implementation-dependent performance monitor hardware. .Sh DEBUG SPECIAL UNIT The debug special function unit is an optional, architected SFU which provides hardware assistance for software debugging using breakpoints. The debug SFU is currently defined only for Level 0 processors. .Sh SEE ALSO .Xr hppa/asp 4 , .Xr hppa/intro 4 , .Xr hppa/lasi 4 , .Xr hppa/mem 4 , .Xr hppa/wax 4
p .Lk http://www.openpa.net/ "PA-RISC Information Resource" .Rs .%T PA-RISC 1.1 Architecture and Instruction Set Reference Manual .%A Hewlett-Packard .%D May 15, 1996 .Re .Rs .%T PA7100LC ERS .%A Hewlett-Packard .%D March 30 1999 .%N Public version 1.0 .Re .Rs .%T Design of the PA7200 CPU .%A Hewlett-Packard Journal .%D February 1996 .Re .Rs .%T PA7300LC ERS .%A Hewlett-Packard .%D March 18 1996 .%N Version 1.0 .Re .Sh HISTORY The .Nm driver was written by .An Michael Shalayeff Aq Mt mickey (at] openbsd.org for the HPPA port for .Ox 2.5 . It was ported to .Nx 1.6 by Matthew Fredette.
Indexes created Sat Sep 20 22:09:52 GMT 2025