Home | History | Annotate | Line # | Download | only in arm32
pmap.h revision 1.38
      1 /*	$NetBSD: pmap.h,v 1.38 2002/03/25 02:44:07 thorpej Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 1994,1995 Mark Brinicombe.
      5  * All rights reserved.
      6  *
      7  * Redistribution and use in source and binary forms, with or without
      8  * modification, are permitted provided that the following conditions
      9  * are met:
     10  * 1. Redistributions of source code must retain the above copyright
     11  *    notice, this list of conditions and the following disclaimer.
     12  * 2. Redistributions in binary form must reproduce the above copyright
     13  *    notice, this list of conditions and the following disclaimer in the
     14  *    documentation and/or other materials provided with the distribution.
     15  * 3. All advertising materials mentioning features or use of this software
     16  *    must display the following acknowledgement:
     17  *	This product includes software developed by Mark Brinicombe
     18  * 4. The name of the author may not be used to endorse or promote products
     19  *    derived from this software without specific prior written permission.
     20  *
     21  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     22  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     23  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     24  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     25  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     26  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     30  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     31  */
     32 
     33 #ifndef	_ARM32_PMAP_H_
     34 #define	_ARM32_PMAP_H_
     35 
     36 #ifdef _KERNEL
     37 
     38 #include <arm/cpufunc.h>
     39 #include <arm/arm32/pte.h>
     40 #include <uvm/uvm_object.h>
     41 
     42 /*
     43  * a pmap describes a processes' 4GB virtual address space.  this
     44  * virtual address space can be broken up into 4096 1MB regions which
     45  * are described by L1 PTEs in the L1 table.
     46  *
     47  * There is a line drawn at KERNEL_BASE.  Everything below that line
     48  * changes when the VM context is switched.  Everything above that line
     49  * is the same no matter which VM context is running.  This is achieved
     50  * by making the L1 PTEs for those slots above KERNEL_BASE reference
     51  * kernel L2 tables.
     52  *
     53  * The L2 tables are mapped linearly starting at PTE_BASE.  PTE_BASE
     54  * is below KERNEL_BASE, which means that the current process's PTEs
     55  * are always available starting at PTE_BASE.  Another region of KVA
     56  * above KERNEL_BASE, APTE_BASE, is reserved for mapping in the PTEs
     57  * of another process, should we need to manipulate them.
     58  *
     59  * The basic layout of the virtual address space thus looks like this:
     60  *
     61  *	0xffffffff
     62  *	.
     63  *	.
     64  *	.
     65  *	KERNEL_BASE
     66  *	--------------------
     67  *	PTE_BASE
     68  *	.
     69  *	.
     70  *	.
     71  *	0x00000000
     72  */
     73 
     74 /*
     75  * Data structures used by pmap
     76  */
     77 
     78 /*
     79  * Structure that describes a Level 1 page table and the flags
     80  * associated with it.
     81  */
     82 struct l1pt {
     83 	SIMPLEQ_ENTRY(l1pt)	pt_queue;	/* Queue pointers */
     84 	struct pglist		pt_plist;	/* Allocated page list */
     85 	vaddr_t			pt_va;		/* Allocated virtual address */
     86 	int	                pt_flags;	/* Flags */
     87 };
     88 #define	PTFLAG_STATIC		1		/* Statically allocated */
     89 #define PTFLAG_KPT		2		/* Kernel pt's are mapped */
     90 #define PTFLAG_CLEAN		4		/* L1 is clean */
     91 
     92 /*
     93  * we maintain a list of all non-kernel pmaps
     94  */
     95 
     96 LIST_HEAD(pmap_head, pmap); /* struct pmap_head: head of a pmap list */
     97 
     98 /*
     99  * The pmap structure itself.
    100  */
    101 struct pmap {
    102 	struct uvm_object	pm_obj;		/* uvm_object */
    103 #define	pm_lock	pm_obj.vmobjlock
    104 	LIST_ENTRY(pmap)	pm_list;	/* list (lck by pm_list lock) */
    105 	pd_entry_t		*pm_pdir;	/* KVA of page directory */
    106 	struct l1pt		*pm_l1pt;	/* L1 descriptor */
    107 	paddr_t                 pm_pptpt;	/* PA of pt's page table */
    108 	vaddr_t                 pm_vptpt;	/* VA of pt's page table */
    109 	struct pmap_statistics	pm_stats;	/* pmap statistics */
    110 	struct vm_page *pm_ptphint;		/* pointer to a PTP in our pmap */
    111 };
    112 
    113 typedef struct pmap *pmap_t;
    114 
    115 /*
    116  * Physical / virtual address structure. In a number of places (particularly
    117  * during bootstrapping) we need to keep track of the physical and virtual
    118  * addresses of various pages
    119  */
    120 typedef struct pv_addr {
    121 	SLIST_ENTRY(pv_addr) pv_list;
    122 	paddr_t pv_pa;
    123 	vaddr_t pv_va;
    124 } pv_addr_t;
    125 
    126 /*
    127  * Determine various modes for PTEs (user vs. kernel, cacheable
    128  * vs. non-cacheable).
    129  */
    130 #define	PTE_KERNEL	0
    131 #define	PTE_USER	1
    132 #define	PTE_NOCACHE	0
    133 #define	PTE_CACHE	1
    134 
    135 /*
    136  * Commonly referenced structures
    137  */
    138 extern struct pmap	kernel_pmap_store;
    139 extern int		pmap_debug_level; /* Only exists if PMAP_DEBUG */
    140 
    141 /*
    142  * Macros that we need to export
    143  */
    144 #define pmap_kernel()			(&kernel_pmap_store)
    145 #define	pmap_resident_count(pmap)	((pmap)->pm_stats.resident_count)
    146 #define	pmap_wired_count(pmap)		((pmap)->pm_stats.wired_count)
    147 
    148 #define	pmap_is_modified(pg)		(((pg)->mdpage.pvh_attrs & PT_M) != 0)
    149 #define	pmap_is_referenced(pg)		(((pg)->mdpage.pvh_attrs & PT_H) != 0)
    150 
    151 #define pmap_phys_address(ppn)		(arm_ptob((ppn)))
    152 
    153 /*
    154  * Functions that we need to export
    155  */
    156 extern vaddr_t pmap_map __P((vaddr_t, vaddr_t, vaddr_t, int));
    157 extern void pmap_procwr __P((struct proc *, vaddr_t, int));
    158 #define	PMAP_NEED_PROCWR
    159 #define PMAP_GROWKERNEL		/* turn on pmap_growkernel interface */
    160 
    161 /*
    162  * Functions we use internally
    163  */
    164 void pmap_bootstrap __P((pd_entry_t *, pv_addr_t));
    165 void pmap_debug	__P((int));
    166 int pmap_handled_emulation __P((struct pmap *, vaddr_t));
    167 int pmap_modified_emulation __P((struct pmap *, vaddr_t));
    168 void pmap_postinit __P((void));
    169 
    170 /* Bootstrapping routines. */
    171 void	pmap_map_section(vaddr_t, vaddr_t, paddr_t, int, int);
    172 void	pmap_map_entry(vaddr_t, vaddr_t, paddr_t, int, int);
    173 vsize_t	pmap_map_chunk(vaddr_t, vaddr_t, paddr_t, vsize_t, int, int);
    174 void	pmap_link_l2pt(vaddr_t, vaddr_t, pv_addr_t *);
    175 
    176 /*
    177  * Special page zero routine for use by the idle loop (no cache cleans).
    178  */
    179 boolean_t	pmap_pageidlezero __P((paddr_t));
    180 #define PMAP_PAGEIDLEZERO(pa)	pmap_pageidlezero((pa))
    181 
    182 /*
    183  * The current top of kernel VM
    184  */
    185 extern vaddr_t	pmap_curmaxkvaddr;
    186 
    187 /*
    188  * Useful macros and constants
    189  */
    190 
    191 /* Virtual address to page table entry */
    192 #define vtopte(va) \
    193 	((pt_entry_t *)(PTE_BASE + \
    194 	(arm_btop((unsigned int)(va)) << 2)))
    195 
    196 /* Virtual address to physical address */
    197 #define vtophys(va) \
    198 	((*vtopte(va) & PG_FRAME) | ((unsigned int)(va) & ~PG_FRAME))
    199 
    200 #define	l1pte_valid(pde)	((pde) != 0)
    201 #define	l1pte_section_p(pde)	(((pde) & L1_MASK) == L1_SECTION)
    202 #define	l1pte_page_p(pde)	(((pde) & L1_MASK) == L1_PAGE)
    203 #define	l1pte_fpage_p(pde)	(((pde) & L1_MASK) == L1_FPAGE)
    204 
    205 #define	l2pte_valid(pte)	((pte) != 0)
    206 #define	l2pte_pa(pte)		((pte) & PG_FRAME)
    207 
    208 /* L1 and L2 page table macros */
    209 #define pmap_pdei(v)		((v & PD_MASK) >> PDSHIFT)
    210 #define pmap_pde(m, v)		(&((m)->pm_pdir[pmap_pdei(v)]))
    211 
    212 #define pmap_pde_v(pde)		l1pte_valid(*(pde))
    213 #define pmap_pde_section(pde)	l1pte_section_p(*(pde))
    214 #define pmap_pde_page(pde)	l1pte_page_p(*(pde))
    215 #define pmap_pde_fpage(pde)	l1pte_fpage_p(*(pde))
    216 
    217 #define	pmap_pte_v(pte)		l2pte_valid(*(pte))
    218 #define	pmap_pte_pa(pte)	l2pte_pa(*(pte))
    219 
    220 
    221 /* Size of the kernel part of the L1 page table */
    222 #define KERNEL_PD_SIZE	\
    223 	(PD_SIZE - (KERNEL_BASE >> PDSHIFT) * sizeof(pd_entry_t))
    224 
    225 /*
    226  * tell MI code that the cache is virtually-indexed *and* virtually-tagged.
    227  */
    228 
    229 #define PMAP_CACHE_VIVT
    230 
    231 #endif /* _KERNEL */
    232 
    233 #endif	/* _ARM32_PMAP_H_ */
    234