Home | History | Annotate | Line # | Download | only in dev 
      1  1.1  freza /* 	$NetBSD: xintcreg.h,v 1.1 2006/12/02 22:18:47 freza Exp $ */
      2  1.1  freza 
      3  1.1  freza /*
      4  1.1  freza  * Copyright (c) 2006 Jachym Holecek
      5  1.1  freza  * All rights reserved.
      6  1.1  freza  *
      7  1.1  freza  * Written for DFC Design, s.r.o.
      8  1.1  freza  *
      9  1.1  freza  * Redistribution and use in source and binary forms, with or without
     10  1.1  freza  * modification, are permitted provided that the following conditions
     11  1.1  freza  * are met:
     12  1.1  freza  *
     13  1.1  freza  * 1. Redistributions of source code must retain the above copyright
     14  1.1  freza  *    notice, this list of conditions and the following disclaimer.
     15  1.1  freza  *
     16  1.1  freza  * 2. Redistributions in binary form must reproduce the above copyright
     17  1.1  freza  *    notice, this list of conditions and the following disclaimer in the
     18  1.1  freza  *    documentation and/or other materials provided with the distribution.
     19  1.1  freza  *
     20  1.1  freza  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     21  1.1  freza  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     22  1.1  freza  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     23  1.1  freza  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     24  1.1  freza  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     25  1.1  freza  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     26  1.1  freza  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     27  1.1  freza  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     28  1.1  freza  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     29  1.1  freza  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     30  1.1  freza  */
     31  1.1  freza 
     32  1.1  freza #ifndef	_VIRTEX_DEV_XINTCREG_H_
     33  1.1  freza #define	_VIRTEX_DEV_XINTCREG_H_
     34  1.1  freza 
     35  1.1  freza #ifdef	_KERNEL_OPT
     36  1.1  freza #include "opt_xintc.h"
     37  1.1  freza #endif
     38  1.1  freza 
     39  1.1  freza #ifndef	DCR_XINTC_BASE
     40  1.1  freza #error "XINTC component DCR base address undefined!"
     41  1.1  freza #endif
     42  1.1  freza 
     43  1.1  freza /* Xilinx "XintC" interrupt controller, connects to DCR. */
     44  1.1  freza 
     45  1.1  freza #define	XINTC_ISR 	(DCR_XINTC_BASE + 0) 	/* Status (not masked) */
     46  1.1  freza #define	XINTC_IPR 	(DCR_XINTC_BASE + 1) 	/* opt: Pending (masked) */
     47  1.1  freza #define	XINTC_IER 	(DCR_XINTC_BASE + 2) 	/* Enable */
     48  1.1  freza #define	XINTC_IAR 	(DCR_XINTC_BASE + 3) 	/* Acknowledge */
     49  1.1  freza #define	XINTC_SIE 	(DCR_XINTC_BASE + 4) 	/* opt: Set Enable bits */
     50  1.1  freza #define	XINTC_CIE 	(DCR_XINTC_BASE + 5) 	/* opt: Clr Enable bits */
     51  1.1  freza #define	XINTC_IVR 	(DCR_XINTC_BASE + 6) 	/* opt: Vector */
     52  1.1  freza #define	XINTC_MER 	(DCR_XINTC_BASE + 7) 	/* Master enable */
     53  1.1  freza 
     54  1.1  freza #define MER_ME 		0x00000001 		/* Master enable */
     55  1.1  freza #define MER_HIE 	0x00000002 		/* Hw intr enable, write once */
     56  1.1  freza 
     57  1.1  freza #endif /*_VIRTEX_DEV_XINTCREG_H_*/
     58